Processor time synchronization in packet-optic data transport system

The following description relates to a processor time synchronization apparatus and method in a packet-optic data transport system which includes a plurality of processors and line interfaces, the apparatus and method capable of performing reliable system's external and internal high time-resol...

Full description

Saved in:
Bibliographic Details
Published in2014 12th International Conference on Optical Internet 2014 (COIN) pp. 1 - 2
Main Authors Bup-Joong Kim, Yong-Wook Ra, Bheom-Soon Joo, Jong-Hyun Lee, Kyoungrok Cho
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.08.2014
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:The following description relates to a processor time synchronization apparatus and method in a packet-optic data transport system which includes a plurality of processors and line interfaces, the apparatus and method capable of performing reliable system's external and internal high time-resolution time synchronization, and sharing time information by use of a simple structure at a low cost.
ISSN:2159-6395
2159-6409
DOI:10.1109/COIN.2014.6950616