FPGA based fault emulation of synchronous sequential circuits

This paper describes a feasibility study of accelerating fault simulation by emulation on FPGA. Fault simulation b an important subtask in test pattern generation and it is frequently used throughout the test generation process. In order to further speed up simulation, we propose to make use of reco...

Full description

Saved in:
Bibliographic Details
Published inProceedings Norchip Conference, 2004 pp. 59 - 62
Main Authors Ellervee, P., Raik, J., Tihhomirov, V., Ubar, R.
Format Conference Proceeding
LanguageEnglish
Published IEEE 2004
Subjects
Analytical models
Circuit faults
Circuit simulation
Circuit testing
Costs
Electronic equipment testing
Emulation
Field programmable gate arrays
Hardware
Sequential circuits
Online AccessGet full text

Cover

More Information
Summary:This paper describes a feasibility study of accelerating fault simulation by emulation on FPGA. Fault simulation b an important subtask in test pattern generation and it is frequently used throughout the test generation process. In order to further speed up simulation, we propose to make use of reconfigurable hardware by emulating circuit together with fault insertion structures on FPGA. Experiments showed that it is beneficial to use emulation for circuits/methods that require large numbers of test vectors, e.g., sequential circuits and/or genetic algorithms.
ISBN:0780385101
9780780385108
DOI:10.1109/NORCHP.2004.1423822