Performance Bound Analysis and Retiming of Timed Circuits

Timed asynchronous circuits are efficient in performance and power consumption. Traditional performance analysis method can not analyze timed circuits efficiently. In this paper, we model timed circuits using timed Petri net and digraph. We studied the mean cycle time of timed Petri net model. The u...

Full description

Saved in:
Bibliographic Details
Published in2008 The 9th International Conference for Young Computer Scientists pp. 212 - 217
Main Authors Lei Wang, Zhiying Wang, Kui Dai
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.11.2008
Subjects
Algorithm design and analysis
Asynchronous circuits
Circuit analysis
Communication channels
Energy consumption
Logic circuits
Logic design
Performance analysis
Performance Evaluation
Performance gain
Timed Asynchronous Circuits
Timed Petri Net
Upper bound
Online AccessGet full text

Cover

More Information
Summary:Timed asynchronous circuits are efficient in performance and power consumption. Traditional performance analysis method can not analyze timed circuits efficiently. In this paper, we model timed circuits using timed Petri net and digraph. We studied the mean cycle time of timed Petri net model. The upper bound and lower bound of mean cycle time were given. Then we proposed an algorithm for timed circuits retiming. The algorithm can efficiently distribute buffers along communication channels of timed circuits to gain maximal performance and minimal area. These algorithms were applied to phased logic circuitspsila design and optimization.
DOI:10.1109/ICYCS.2008.495