Ouessant: Flexible integration of dedicated coprocessors in Systems on Chip

• Published in: 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE) pp. 1493 - 1496
• Main Authors: Horrein, Pierre-Henri, Gleonec, Philip-Dylan, Libessart, Erwan, Lalevee, Andre, Arzel, Matthieu
• Format: Conference Proceeding Journal Article
• Language: English
• Published: EDAA 01.03.2016
• Subjects: Accelerators; Architecture; Computer architecture; Coprocessors; Data transfer (computers); Electronics; Hardware; Licenses; Program processors; Registers; Source code; System on chip
• ISSN: 1558-1101

Integration of hardware accelerators in System on Chips is often complex. When dealing with reconfigurable hardware, this greatly limits the attainable flexibility. In this paper, we propose an approach based on a dedicated instruction set designed to manage data transfer and execution. This approach, named Ouessant, is based on a very simple general purpose instruction set designed for close interaction with dedicated hardware accelerators. This instruction set is used to program a dedicated controler, which commands the accelerator's execution and data transfer with minimal CPU intervention. The resulting architecture is flexible, extensible, and can be easily integrated in System on Chips. Adding new accelerators is also made easier. Implementation of the architecture on different FPGA resources show very low footprint and a very small impact on attainable performance. Ouessant is freely available under an open-source license.