Comprehensive Analysis of Gate Oxide Short in Junctionless Fin Field Effect Transistor

Junctionless (JL) FinFET is one of the most promising alternatives to FinFET and planar MOSFET for future performance enhancements. The complexity of the JL FinFET manufacturing process has prompted difficulties in reliable device testing. Gate oxide short (GOS) is one of the most common faults that...

Full description

Saved in:
Bibliographic Details
Published in2022 IEEE International Conference on Semiconductor Electronics (ICSE) pp. 73 - 76
Main Authors Rahman, Md Wahidur, Alias, N. Ezaila, Hamzah, Afiq, Peng Tan, M. L., Kamisian, Izam
Format Conference Proceeding
LanguageEnglish
Published IEEE 15.08.2022
Subjects
Analytical models
defect
Delays
Electric variables
FinFET
FinFETs
Gate oxide short
Inverters
junctionless
leakage
Logic gates
pinhole
Semiconductor device modeling
Online AccessGet full text

Cover

More Information
Summary:Junctionless (JL) FinFET is one of the most promising alternatives to FinFET and planar MOSFET for future performance enhancements. The complexity of the JL FinFET manufacturing process has prompted difficulties in reliable device testing. Gate oxide short (GOS) is one of the most common faults that substantially influence circuit reliability, specifically in FinFET device structure. In this work, GOS defect model is presented for both n-channel and p-channel JL FinFET and JL FinFET-based inverter by introducing the defect as a pinhole designated by small cuboid cuts of different sizes for several coordination in the dielectric and filled with gate material. The electrical characteristics of 15nm n- and p-channel JL FinFET with fin height and width of 10nm, source/drain, channel and substrate doping concentration of 1.5×10 19 cm −3 , and work function of 4.76eV and 4.52eV for n- and p-channel are successfully simulated by using Synopsys Sentaurus TCAD Tools where Vth, SS, and DIBL are 0.371V, 75.7mV/dec and 42.7mV for n-channel and 0.3298V, 79.1mV/dec and 48.9mV for p-channel JL FinFET respectively that is compared with post GOS defect injection. The high-to-low delay time (t HL ) is 1.61ps and low-to-high delay time (t LH ) is 1.74ps for the defect-free inverter that is compared to the defected one where the t HL is 16.1 % and t LH is 22.4 % smaller than defective inverter. The findings of this research potentially result in the formation of a realistic analytical GOS fault model for circuit-level modeling.
DOI:10.1109/ICSE56004.2022.9863184