Automatic synthesis flow for voltage rectifiers with impedance consideration

For radio-frequency (RF) circuits, energy harvesting is one of the research topics in recent years. By converting ambient energy into the required electrical energy, the circuit can still perform its functionality without any extra power source. In RF energy harvesting circuits, the most important p...

Full description

Saved in:
Bibliographic Details
Published in2016 International Symposium on VLSI Design, Automation and Test (VLSI-DAT) pp. 1 - 4
Main Authors Fang-Yu Jhou, Chang-Han Wang, Tsung-Yueh Wu, Yu-Kang Lou, Liu, Chien-Nan Jimmy
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.04.2016
Subjects
Automation
CMOS integrated circuits
Energy harvesting
Impedance
Layout
Radio frequency
Rectifiers
Online AccessGet full text

Cover

More Information
Summary:For radio-frequency (RF) circuits, energy harvesting is one of the research topics in recent years. By converting ambient energy into the required electrical energy, the circuit can still perform its functionality without any extra power source. In RF energy harvesting circuits, the most important part is the rectifier circuit. Therefore, this paper proposes an automated design tool for CMOS multi-stage Dickson rectifiers to generate the required designs from specifications to layout with power and impedance considerations. In this paper, impedance matching has been taken into consideration to have a proper tradeoff between area and performance. Therefore, it can solve the difficulty in previous approaches to match the impedance after design. The proposed automation tool is consisted of two parts, circuit sizing and IC layout, which have been implemented in LINUX already. The generated Tcl layout scripts have been tested in commercial EDA tools and generated the corresponding layout successfully. As demonstrated in the experimental results, this tool is able to generate the required circuits and layouts that satisfy all users' specifications in seconds. It can help users to shorten the complicated RF IC design flow.
DOI:10.1109/VLSI-DAT.2016.7482536