Design of low power consumption marine environment monitoring system based on STM32F407

A mobile buoy-type low-power marine environment monitoring system is designed. The STM32F407 single-chip microcomputer is used as the control core of the ocean buoy, and the other two single-chip microcomputers are used to complete the data acquisition and forwarding between the various parts. Under...

Full description

Saved in:
Bibliographic Details
Published in2022 3rd International Conference on Electronics, Communications and Information Technology (CECIT) pp. 291 - 297
Main Authors Peng, Jihui, Hao, Ruiting, Zhang, Longgang, Pan, Changming, Yu, Jinheng, Gao, Xin
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.12.2022
Subjects
Data acquisition
Hardware
low power consumption
Microcomputers
multi-parameter monitoring
Oceans
Photovoltaic systems
Power demand
self-powered
STM32F407
Time-frequency analysis
Online AccessGet full text

Cover

More Information
Summary:A mobile buoy-type low-power marine environment monitoring system is designed. The STM32F407 single-chip microcomputer is used as the control core of the ocean buoy, and the other two single-chip microcomputers are used to complete the data acquisition and forwarding between the various parts. Under the design requirements of rich and scalable interfaces, this embedded architecture greatly reduces power consumption. The buoy is innovatively divided into two parts: dry cabin and wet cabin in terms of mechanical structure. The corresponding entire observation system is divided into two main parts: the state perception system and the underwater detection system. Combined with the photovoltaic panel above the buoy, it controls the buoy. While the diameter is as low as 1.15 meters, the power generation efficiency is effectively guaranteed. The system has been optimized for low power consumption from the aspects of mechanical structure and software and hardware design. The system has achieved the expected goal through power consumption analysis and intersystem joint debugging test. It is a new system integration framework and is worthy of application and promotion.
DOI:10.1109/CECIT58139.2022.00058