Design of Octonary Memory Cell using Memristor-MOS Hybrid Structure

CMOS Nano/Molecular scale technology is going to the end of its journey soon. The current technology strives for fast speed., high device density., high energy efficient and ease of use. Memristor enabled the development of these types of properties for its non-volatility., size and good switching b...

Full description

Saved in:
Bibliographic Details
Published in2022 International Conference on Advancement in Electrical and Electronic Engineering (ICAEEE) pp. 1 - 6
Main Authors Biswas, Bikash Chandra, Das, Joydeb Chandra, Islam, Md. Saiful, Abedin, Md. Anwarul
Format Conference Proceeding
LanguageEnglish
Published IEEE 24.02.2022
Subjects
Computer architecture
Memory management
Memristors
Microprocessors
Performance evaluation
Random access memory
Voltage
Online AccessGet full text

Cover

More Information
Summary:CMOS Nano/Molecular scale technology is going to the end of its journey soon. The current technology strives for fast speed., high device density., high energy efficient and ease of use. Memristor enabled the development of these types of properties for its non-volatility., size and good switching behavior. In this work., a Memristor-MOS based Octonary memory cell has been proposed that provides 3-bit data or eight different states storage in the single cell. Data erasing technique is used for write operation by eliminating feedback read-based writing operations. Voltage division based read methodology is used for total read write operation and verification of the proposed cell were performed using LTspice simulation.
DOI:10.1109/ICAEEE54957.2022.9836394