Noise Margin Calculation in Multiple-Valued Logic

Noise margin (NM) is an important concept in circuit design since noise is one of the major challenges for reliability. This subject is very critical in multiple-valued logic (MVL), where the entire voltage range is divided into several narrow zones. Ternary NMs are currently calculated based on a c...

Full description

Saved in:
Bibliographic Details
Published inInternational eConference on Computer and Knowledge Engineering (Online) pp. 250 - 255
Main Authors Takbiri, Mehdi, Navi, Keivan, Mirzaee, Reza Faghih
Format Conference Proceeding
LanguageEnglish
Published IEEE 29.10.2020
Subjects
Inverter
Inverters
Mathematical model
Multiple-Valued Logic
Multivalued logic
Noise Margin
Quaternary Logic
Resistance
Simulation
Ternary Logic
Transistors
Visualization
Online AccessGet full text
ISSN2643-279X
DOI10.1109/ICCKE50421.2020.9303638

Cover

Abstract Noise margin (NM) is an important concept in circuit design since noise is one of the major challenges for reliability. This subject is very critical in multiple-valued logic (MVL), where the entire voltage range is divided into several narrow zones. Ternary NMs are currently calculated based on a conventional definition. In this paper, we use another slightly different definition to present a new set of equations. Our investigations show that the proposed equations are more accurate and return closer results to reality. Furthermore, the given explanations are extended beyond ternary logic in this paper for MVL NM calculations in higher radixes.
AbstractList Noise margin (NM) is an important concept in circuit design since noise is one of the major challenges for reliability. This subject is very critical in multiple-valued logic (MVL), where the entire voltage range is divided into several narrow zones. Ternary NMs are currently calculated based on a conventional definition. In this paper, we use another slightly different definition to present a new set of equations. Our investigations show that the proposed equations are more accurate and return closer results to reality. Furthermore, the given explanations are extended beyond ternary logic in this paper for MVL NM calculations in higher radixes.
Author Navi, Keivan
Mirzaee, Reza Faghih
Takbiri, Mehdi
Author_xml – sequence: 1
  givenname: Mehdi
  surname: Takbiri
  fullname: Takbiri, Mehdi
  organization: Shahid Behshti University, G.C.,Faculty of Computer Science and Engineering,Tehran,Iran
– sequence: 2
  givenname: Keivan
  surname: Navi
  fullname: Navi, Keivan
  organization: Shahid Behshti University, G.C.,Faculty of Computer Science and Engineering,Tehran,Iran
– sequence: 3
  givenname: Reza Faghih
  surname: Mirzaee
  fullname: Mirzaee, Reza Faghih
  organization: Islamic Azad University,Shahr-e-Qods Branch,Dept. of Computer Engineering,Tehran,Iran
BookMark eNotj8tOwzAQRQ0Cibb0C1iQH0iZsR17skRRKRUpbACxqyx7UhmZpMpjwd9Tia6uzlkc6c7FVdu1LMQ9wgoRyodtVb2sC9ASVxIkrEoFyii6EHO0kpAKY_BSzKTRKpe2_LoRy2H4BgCF1hYkZwJfuzhwtnP9IbZZ5ZKfkhtj12Yn3E1pjMfE-adLE4es7g7R34rrxqWBl-ddiI-n9Xv1nNdvm231WOcRkcbce2fAaG2CJWRwDQQIpHRjzElgUyi26LQEbb1xRKDKYD0FdiWxpUYtxN1_NzLz_tjHH9f_7s8P1R-n2kY3
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/ICCKE50421.2020.9303638
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Xplore
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Computer Science
EISBN 1728185661
9781728185668
EISSN 2643-279X
EndPage 255
ExternalDocumentID 9303638
Genre orig-research
GroupedDBID 6IE
6IF
6IK
6IL
6IN
AAJGR
ABLEC
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
IPLJI
OCL
RIE
RIL
ID FETCH-LOGICAL-i118t-cca606446d781e0af0d0d834f667811f53e71a42047c6a88039d7c8dea98e78f3
IEDL.DBID RIE
IngestDate Wed Aug 27 05:52:32 EDT 2025
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i118t-cca606446d781e0af0d0d834f667811f53e71a42047c6a88039d7c8dea98e78f3
PageCount 6
ParticipantIDs ieee_primary_9303638
PublicationCentury 2000
PublicationDate 2020-Oct.-29
PublicationDateYYYYMMDD 2020-10-29
PublicationDate_xml – month: 10
  year: 2020
  text: 2020-Oct.-29
  day: 29
PublicationDecade 2020
PublicationTitle International eConference on Computer and Knowledge Engineering (Online)
PublicationTitleAbbrev ICCKE
PublicationYear 2020
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0003177582
Score 1.7410859
Snippet Noise margin (NM) is an important concept in circuit design since noise is one of the major challenges for reliability. This subject is very critical in...
SourceID ieee
SourceType Publisher
StartPage 250
SubjectTerms Inverter
Inverters
Mathematical model
Multiple-Valued Logic
Multivalued logic
Noise Margin
Quaternary Logic
Resistance
Simulation
Ternary Logic
Transistors
Visualization
Title Noise Margin Calculation in Multiple-Valued Logic
URI https://ieeexplore.ieee.org/document/9303638
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3PT4MwFH7ZPHmauhl_pwePlkFLoT2TLVOzxYMzuy2lfSSLCzMKF_96W8ZmNB68AQkp8Pr68bXv6wdwa6QxCgtJbYKKxjpPqEIhKNM5LyKNwnCvd57Oksk8fliIRQfu9loYRGyKzzDwh81avt2Y2k-VDZUfb7nsQtcRt61Waz-f4nDQ_fqytoQrCtXwPsseR8J1Sk8DWRi0d_-wUWlQZNyD6a79bfHIa1BXeWA-f23N-N8HPILBt16PPO2R6Bg6WJ5Ab2fYQNr87UM026w-kHhz21VJMr02rXkXcafTtrSQvuh1jZZ4F2YzgPl49JxNaOuZQFeOKlTUBcRREsfxbCojDHUR2tBKHhdJ4jWlheCYRjpmYZyaRLvk5cqmRlrUSmIqC34KB-WmxDMgxjJmrSnyKLUO5pWDdutSXgupOdexPoe-_wLLt-22GMv25S_-vnwJhz4Kfthn6goOqvcarx2eV_lNE8gviuifPQ
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV09T8MwED2VMsBUoEV8k4ERp0mcD3uOWrW0qRha1K1y7ItUUSUIkoVfj52mRSAGNtuSJSfn8_PZ9_wAHiSTkmPGiAqRE1-kIeEYBMQTKc1cgYGkhu-czMLRwn9aBssWPO65MIhYJ5-hbYr1Xb4qZGWOyvrcrLeUHcChxn2fb9la-xMVjYR68-s1SVyuw_vjOJ4MAj0tTSDoOXbT_4eQSo0jww4kuxFs00de7apMbfn563HG_w7xBHrfjD3reY9Fp9DC_Aw6O8kGq_HgLrizYv2BlpG3XedWLDayke-ydDVpkgvJi9hUqCyjwyx7sBgO5vGINKoJZK2DhZJok-igREd5KmIuOiJzlKMY9bMwNKzSLKAYucL3HD-SodDuS7mKJFMoOMOIZfQc2nmR4wVYUnmeUjJL3UhpoOca3JV2ehEwQanwxSV0zR9YvW0fxlg1H3_1d_M9HI3myXQ1Hc8m13BsLGJAwOM30C7fK7zV6F6md7VRvwAcIaKN
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=proceeding&rft.title=International+eConference+on+Computer+and+Knowledge+Engineering+%28Online%29&rft.atitle=Noise+Margin+Calculation+in+Multiple-Valued+Logic&rft.au=Takbiri%2C+Mehdi&rft.au=Navi%2C+Keivan&rft.au=Mirzaee%2C+Reza+Faghih&rft.date=2020-10-29&rft.pub=IEEE&rft.eissn=2643-279X&rft.spage=250&rft.epage=255&rft_id=info:doi/10.1109%2FICCKE50421.2020.9303638&rft.externalDocID=9303638