Si/SiGe superlattice I/O finFETs in a vertically-stacked Gate-All-Around horizontal Nanowire Technology

This work presents Si/SiGe superlattice finFETs (FF) for 1.8V/2.5V I/O applications in vertically-stacked Gate-All-Around horizontal nanowire technology (hNW) technology. Superlattice FF have a higher ION than I/O hNW reference devices and can be more easily integrated into a GAA hNW technology than...

Full description

Saved in:
Bibliographic Details
Published in2018 IEEE Symposium on VLSI Technology pp. 85 - 86
Main Authors Hellings, G., Mertens, H., Subirats, A., Simoen, E., Schram, T., Ragnarsson, L.-A., Simicic, M., Chen, S.-H., Parvais, B., Boudier, D., Cretu, B., Machillot, J., Pena, V., Sun, S., Yoshida, N., Kim, N., Mocuta, A., Linten, D., Horiguchi, N.
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.06.2018
Subjects
Electrostatic discharges
FinFETs
Ions
Logic gates
Silicon
Silicon germanium
Superlattices
Online AccessGet full text
ISSN2158-9682
DOI10.1109/VLSIT.2018.8510654

Cover

Abstract This work presents Si/SiGe superlattice finFETs (FF) for 1.8V/2.5V I/O applications in vertically-stacked Gate-All-Around horizontal nanowire technology (hNW) technology. Superlattice FF have a higher ION than I/O hNW reference devices and can be more easily integrated into a GAA hNW technology than Si I/O FF. These novel I/O FET structures exhibit competitive analog performance and are superior as ESD protection devices.
AbstractList This work presents Si/SiGe superlattice finFETs (FF) for 1.8V/2.5V I/O applications in vertically-stacked Gate-All-Around horizontal nanowire technology (hNW) technology. Superlattice FF have a higher ION than I/O hNW reference devices and can be more easily integrated into a GAA hNW technology than Si I/O FF. These novel I/O FET structures exhibit competitive analog performance and are superior as ESD protection devices.
Author Simicic, M.
Ragnarsson, L.-A.
Linten, D.
Pena, V.
Hellings, G.
Horiguchi, N.
Cretu, B.
Mocuta, A.
Simoen, E.
Chen, S.-H.
Mertens, H.
Subirats, A.
Parvais, B.
Schram, T.
Boudier, D.
Sun, S.
Kim, N.
Machillot, J.
Yoshida, N.
Author_xml – sequence: 1
  givenname: G.
  surname: Hellings
  fullname: Hellings, G.
  organization: imec, Leuven, Belgium
– sequence: 2
  givenname: H.
  surname: Mertens
  fullname: Mertens, H.
  organization: imec, Leuven, Belgium
– sequence: 3
  givenname: A.
  surname: Subirats
  fullname: Subirats, A.
  organization: imec, Leuven, Belgium
– sequence: 4
  givenname: E.
  surname: Simoen
  fullname: Simoen, E.
  organization: imec, Leuven, Belgium
– sequence: 5
  givenname: T.
  surname: Schram
  fullname: Schram, T.
  organization: imec, Leuven, Belgium
– sequence: 6
  givenname: L.-A.
  surname: Ragnarsson
  fullname: Ragnarsson, L.-A.
  organization: imec, Leuven, Belgium
– sequence: 7
  givenname: M.
  surname: Simicic
  fullname: Simicic, M.
  organization: imec, Leuven, Belgium
– sequence: 8
  givenname: S.-H.
  surname: Chen
  fullname: Chen, S.-H.
  organization: imec, Leuven, Belgium
– sequence: 9
  givenname: B.
  surname: Parvais
  fullname: Parvais, B.
  organization: imec, Leuven, Belgium
– sequence: 10
  givenname: D.
  surname: Boudier
  fullname: Boudier, D.
  organization: Normandie University, UNICAEN, ENSICAEN, CNRS, GREYC, Caen, 14000, France
– sequence: 11
  givenname: B.
  surname: Cretu
  fullname: Cretu, B.
  organization: Normandie University, UNICAEN, ENSICAEN, CNRS, GREYC, Caen, 14000, France
– sequence: 12
  givenname: J.
  surname: Machillot
  fullname: Machillot, J.
  organization: Applied Materials, Leuven, Belgium
– sequence: 13
  givenname: V.
  surname: Pena
  fullname: Pena, V.
  organization: Applied Materials, Leuven, Belgium
– sequence: 14
  givenname: S.
  surname: Sun
  fullname: Sun, S.
  organization: Applied Materials, Santa Clara, CA, 95053, USA
– sequence: 15
  givenname: N.
  surname: Yoshida
  fullname: Yoshida, N.
  organization: Applied Materials, Santa Clara, CA, 95053, USA
– sequence: 16
  givenname: N.
  surname: Kim
  fullname: Kim, N.
  organization: Applied Materials, Santa Clara, CA, 95053, USA
– sequence: 17
  givenname: A.
  surname: Mocuta
  fullname: Mocuta, A.
  organization: imec, Leuven, Belgium
– sequence: 18
  givenname: D.
  surname: Linten
  fullname: Linten, D.
  organization: imec, Leuven, Belgium
– sequence: 19
  givenname: N.
  surname: Horiguchi
  fullname: Horiguchi, N.
  organization: imec, Leuven, Belgium
BookMark eNotkMFOAjEUAKvRREB_QC_9gULbbbvdIyGKJBs5gF5Jt_sK1dqS7iLBr5dETnOYZA4zRDcxRUDokdExY7SafNSrxXrMKdNjLRlVUlyhIZOFVoIzza_RgDOpSaU0v0PDrvuklNOzHqDtyk9Wfg64O-whB9P33gJeTJbY-fjyvO6wj9jgH8hnYUI4ka439gtaPDc9kGkIZJrTIbZ4l7L_TbE3Ab-ZmI4-A16D3cUU0vZ0j26dCR08XDhC7-f67JXUy_liNq3JjnHREylBGMGs5ZopS1kJvG0r55SrJJeKlkqLspGFg6owklvXNKJ0poVCOOmaqhihp_-uB4DNPvtvk0-by5TiD08qWRM
ContentType Conference Proceeding
DBID 6IE
6IH
CBEJK
RIE
RIO
DOI 10.1109/VLSIT.2018.8510654
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan (POP) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP) 1998-present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISBN 1538642182
9781538642184
EISSN 2158-9682
EndPage 86
ExternalDocumentID 8510654
Genre orig-research
GroupedDBID 29G
6IE
6IH
6IL
6IN
AAWTH
ABLEC
ADZIZ
AI.
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
IJVOP
OCL
RIE
RIL
RIO
RNS
VH1
ID FETCH-LOGICAL-h124t-55e4a41cc2816c017e2dd9ff6f95256076847b53fe93a52cfbb47fade34f5fb93
IEDL.DBID RIE
IngestDate Wed Aug 27 02:52:38 EDT 2025
IsPeerReviewed false
IsScholarly true
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-h124t-55e4a41cc2816c017e2dd9ff6f95256076847b53fe93a52cfbb47fade34f5fb93
PageCount 2
ParticipantIDs ieee_primary_8510654
PublicationCentury 2000
PublicationDate 2018-June
PublicationDateYYYYMMDD 2018-06-01
PublicationDate_xml – month: 06
  year: 2018
  text: 2018-June
PublicationDecade 2010
PublicationTitle 2018 IEEE Symposium on VLSI Technology
PublicationTitleAbbrev VLSIT
PublicationYear 2018
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0020538
ssj0002685526
Score 2.2036963
Snippet This work presents Si/SiGe superlattice finFETs (FF) for 1.8V/2.5V I/O applications in vertically-stacked Gate-All-Around horizontal nanowire technology (hNW)...
SourceID ieee
SourceType Publisher
StartPage 85
SubjectTerms Electrostatic discharges
FinFETs
Ions
Logic gates
Silicon
Silicon germanium
Superlattices
Title Si/SiGe superlattice I/O finFETs in a vertically-stacked Gate-All-Around horizontal Nanowire Technology
URI https://ieeexplore.ieee.org/document/8510654
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV07b8IwELaAqV36gKpveehYQ5PYIRlRVQpVaSsBFRvy60pUlCBIhvLrayeBPtShm-XBsnxn38Pfd4fQVVs5wIG1CTieCVB8hxPueJJIQTUY-aswL2A6ePJ7Y_owYZMKut5yYbTWOfhMN-0w_8tXicxsqqxlvAPLhayiqlGzgqu1zae4fsCYdSXKYMsoV7AhydyErdfHYX9kkVxBs1zlRzuV3Jp099Bgs48CRPLezFLRlOtfJRr_u9F91Pji7eGXrUU6QBUdH6LdbyUH6-htGLWG0b3Gq2xhU3mpBb_hfusZQxR370YrHMWY47xLsxHf_IMY99HcdIVtno105nPSWdpWTHiWLKN1YsmU2DzRia15jL8S9Q00Nqvd9kjZbIHMjIlPCWOacupI6QaOL8091a5SIYAPIbNukf2wawvmgQ49zlwJQtA2cKU9CgxE6B2hWpzE-hhhV3kguAMUQkVNuBmA1g6VAVdUAAA9QXV7ZNNFUU9jWp7W6d_TZ2jHiq2AZ52jWrrM9IVxBFJxmWvAJ1f8s-Q
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LTwIxEG4QD-rFBxjf9uDRgrvbLrtHYkRQQBPAcCN9jWwkuwSWg_x62-WlxoO3zR6aptN2vvk63wxCNxXlAAdWIeB4JkDxHU6440kiBdVg7K_CrIBpq-3Xe_Spz_o5dLvWwmits-QzXbKf2Vu-SuTMUmVlgw6sFnILbRu_T9lCrbVmVFw_YMyCiWW4ZbZXsJLJ3IXlt2an0bW5XEFpOc6PhiqZP6nto9ZqJos0ko_SLBUlOf9VpPG_Uz1AxY1yD7-ufdIhyun4CO19KzpYQO-dqNyJHjWezsaWzEtt-htulF8wRHHtoTvFUYw5zvo0GwOOPokBkOasK2yZNlIdjUh1Ypsx4WEyieaJlVNic0kntuox3lD1RdQzo93XybLdAhkaJ58SxjTl1JHSDRxfmpOqXaVCAB9CZoGRfbKrCOaBDj3OXAlC0ApwpT0KDEToHaN8nMT6BGFXeSC4AxRCRU3AGYDWDpUBV1QAAD1FBbtkg_GiosZguVpnf_--Rjv1bqs5aDbaz-do15pwkax1gfLpZKYvDSxIxVW2G74A78i3MQ
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2018+IEEE+Symposium+on+VLSI+Technology&rft.atitle=Si%2FSiGe+superlattice+I%2FO+finFETs+in+a+vertically-stacked+Gate-All-Around+horizontal+Nanowire+Technology&rft.au=Hellings%2C+G.&rft.au=Mertens%2C+H.&rft.au=Subirats%2C+A.&rft.au=Simoen%2C+E.&rft.date=2018-06-01&rft.pub=IEEE&rft.eissn=2158-9682&rft.spage=85&rft.epage=86&rft_id=info:doi/10.1109%2FVLSIT.2018.8510654&rft.externalDocID=8510654