Improved interface and electrical properties of atomic layer deposited Al2O3/4H-SiC
•In this manuscript, we demonstrate a process optimization of atomic layer deposited Al2O3 on 4H-SiC resulting in an improved interface and electrical properties.•These findings clearly indicate that both the pre deposition surface cleaning treatment prior to the dielectric deposition, and the post...
Saved in:
Published in | Applied surface science Vol. 433; pp. 108 - 115 |
---|---|
Main Authors | , , , , , , , |
Format | Journal Article |
Language | English |
Published |
Elsevier B.V
01.03.2018
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | •In this manuscript, we demonstrate a process optimization of atomic layer deposited Al2O3 on 4H-SiC resulting in an improved interface and electrical properties.•These findings clearly indicate that both the pre deposition surface cleaning treatment prior to the dielectric deposition, and the post deposition annealing plays important roles in determining the quality of interface between the 4H-SiC/Al2O3.•The long standing dielectric reliability issues with Al2O3 on 4H-SiC have also been addressed resulting in an improved interface and electrical properties in terms of lower oxide charges, flatband voltage, leakage current and higher breakdown voltage.
In this paper we demonstrate a process optimization of atomic layer deposited Al2O3 on 4H-SiC resulting in an improved interface and electrical properties. For this purpose the samples have been treated with two pre deposition surface cleaning processes, namely CP1 and CP2. The former is a typical surface cleaning procedure used in SiC processing while the latter have an additional weak RCA1 cleaning step. In addition to the cleaning and deposition, the effects of post dielectric annealing (PDA) at various temperatures in N2O ambient have been investigated. Analyses by scanning electron microscopy show the presence of structural defects on the Al2O3 surface after annealing at 500 and 800°C. These defects disappear after annealing at 1100°C, possibly due to densification of the Al2O3 film. Interface analyses have been performed using X-ray photoelectron spectroscopy (XPS) and time-of-flight medium energy ion scattering (ToF MEIS). Both these measurements show the formation of an interfacial SiOx (0<x<2) layer for both the CP1 and CP2, displaying an increased thickness for higher temperatures. Furthermore, the quality of the sub-oxide interfacial layer was found to depend on the pre deposition cleaning. In conclusion, an improved interface with better electrical properties is shown for the CP2 sample annealed at 1100°C, resulting in lower oxide charges, strongly reduced flatband voltage and leakage current, as well as higher breakdown voltage. |
---|---|
ISSN: | 0169-4332 1873-5584 1873-5584 |
DOI: | 10.1016/j.apsusc.2017.10.006 |