PLC implementation in the form of a System-on-a-Chip

The aim of the paper is to present the implementation of a PLC designed in the form of a System-on-a-Chip. The presented PLC is compatible with the IEC61131‒3 standard. More precisely, the Instruction List language is the native language of the designed CPU, so there is no need for multiple language...

Full description

Saved in:
Bibliographic Details
Published inBulletin of the Polish Academy of Sciences. Technical sciences Vol. 68; no. 6; pp. 1263 - 1273
Main Authors Mazur, P, Czerwinski, R, Chmiel, M
Format Journal Article
LanguageEnglish
Published Warsaw Polish Academy of Sciences 01.12.2020
Subjects
amba
apb
Boolean algebra
Central processing units
Communication
Controllers
CPUs
Cyber-physical systems
Design
Embedded systems
Field programmable gate arrays
fpga
iec 61131-3
Interfaces
Microprocessors
plc
Programming languages
System on chip
Timing devices
Translations
Online AccessGet full text

Cover

More Information
Summary:The aim of the paper is to present the implementation of a PLC designed in the form of a System-on-a-Chip. The presented PLC is compatible with the IEC61131‒3 standard. More precisely, the Instruction List language is the native language of the designed CPU, so there is no need for multiple language transformations. In the proposed solution each instruction of the CPU program written in Instruction List is directly translated to machine code. The designed CPU is capable of performing logic operations up to 32-bit Boolean data types. However, the developed CPU is very flexible due to its architecture: data memory can be addressed as bit/byte/word/dword. Moreover, diverse blocks such as timers, counters, and hardware acceleration blocks, can be connected to the CPU by means of an APB AMBA bus. The designed PLC has been implemented in an FPGA device and can be used in cyber-physical systems and Industry 4.0.
ISSN:0239-7528
2300-1917
DOI:10.24425/bpasts.2020.135386