CMOS Circuit Design for Classification of ST and VT Arrhythmia Based on Morphological Analysis using Neural Network Classifier

Ventricular tachycardia is a life threatening medical emergency. Discerning dangerous ventricular rhythms with safe Sinus tachycardia based on heart rate is very tough as they are having similar heart rate. Most of the existing research used time information for classification which may lead false a...

Full description

Saved in:
Bibliographic Details
Published inInternational journal of engineering and advanced technology Vol. 9; no. 3; pp. 1283 - 1287
Main Authors Priya, D. Hari, Ravali, D.
Format Journal Article
LanguageEnglish
Published 28.02.2020
Online AccessGet full text

Cover

More Information
Summary:Ventricular tachycardia is a life threatening medical emergency. Discerning dangerous ventricular rhythms with safe Sinus tachycardia based on heart rate is very tough as they are having similar heart rate. Most of the existing research used time information for classification which may lead false alarm. Hence a CMOS circuit is proposed to classify ventricular-tachycardia based on morphological changes in QRS complex. The design includes sample and hold circuit for sampling QRS complex, mapping circuit for map the given input signal to unit length, hamming neural network and winner take all circuits for classification of ventricular tachycardia. This design is implemented using 180nm CMOS technology with the operating voltage and power consumption of 19.81µW.
ISSN:2249-8958
2249-8958
DOI:10.35940/ijeat.B4114.029320