A POWER EFFICIENT NMOS BASED FULL ADDER USING PTL LOGIC

• Published in: I-Manager's Journal on Circuits & Systems Vol. 5; no. 4; p. 15
• Main Authors: Iswariya, S, Vilasini, M
• Format: Journal Article
• Language: English
• Published: Nagercoil iManager Publications 01.09.2017
• Subjects: Adding circuits; Circuits; Integrated circuits; Logic; Mathematical models; Metal oxide semiconductors; Microprocessors; Packing density; Power; Semiconductor devices; Transistor logic; Transistors; Very large scale integration
• ISSN: 2321-7502; 2322-035X
• DOI: 10.26634/jcir.5.4.13940

Power dissipation is an important parameter in VLSI circuits. Previously it was ignored due to low device density and low operating frequency. Due to the challenging issues on high packing density, high operating frequency and increase in portable consumer electronics, high heat dissipation occurs which damages the performance. The previous method using 1 bit full adder was not sufficient in handling high performance circuit. The proposed method reduces the power dissipation of a device and at the same time maintains an adequate throughput. For any processor, Full Adder is an important block for all processing and execution of mathematical models. By using Pass Transistor Logic (PTL) redundant transistors can be eliminated which in turn increases the speed and reduces the heat. The proposed method of including NMOS based PTL increases the performance of 1 bit and 8 bit full adder with more transistors in low area for an efficient power handling method. The results of the proposed work is compared with XOR existing method. The proposed full adder is efficient in terms of power, area.