Improving the Performances of the nMPRA Processor using a Custom Interrupt Management Scheduling Policy

• Published in: Advances in Electrical and Computer Engineering Vol. 16; no. 4; pp. 45 - 50
• Main Authors: ZAGAN, I., GAITAN, V. G.
• Format: Journal Article
• Language: English
• Published: Stefan cel Mare University of Suceava 01.01.2016
• Subjects: architecture; Central processing units; Computer simulation; CPUs (Central processing units); field programmable gate arrays; Hardware; Integrated circuits; Interrupts; Management; operating systems; pipeline processing; Policies; Production management; Programmable logic arrays; Scheduling; Task scheduling
• ISSN: 1582-7445; 1844-7600
• DOI: 10.4316/AECE.2016.04007

A quantitative and qualitative increase in production has been obtained in most fields through the development of CPUs and real-time systems based on them. Such is the case in the industrial sector where the automation process relieved partly or wholly the human activities needed in the manufacturing process. This is mainly due to time sharing in embedded real-time systems and to pseudo-parallel execution of tasks in the implementation of a single central processing unit. The present article presents the validation of the nHSE (Hardware Scheduler Engine) scheduler implemented in hardware by using a FPGA Xilinx Virtex-7, Vivado development platform, and the Vivado Simulator. In this context, our main contribution relates to a custom interrupt management scheduling policy implemented in hardware at the nHSE level, in order to provide predictable execution for asynchronous interrupts. By reducing the jitter when handling with asynchronous interrupts and completely eliminating the uncertainties of the scheduling limit for the set of tasks, a significant improvement of the overall system's predictability has been obtained. Index Terms--field programmable gate arrays, pipeline processing, architecture, scheduling, operating systems.