Dead-Time Elimination for Voltage Source Inverters

A novel dead-time elimination method is presented in this paper for voltage source inverters. This method is based on decomposing of a generic phase-leg into two basic switching cells, which are configured with a controllable switch in series with an uncontrollable diode. Therefore, dead-time is not...

Full description

Saved in:
Bibliographic Details
Published inIEEE transactions on power electronics Vol. 23; no. 2; pp. 574 - 580
Main Authors Chen, L, Peng, F Z
Format Journal Article
LanguageEnglish
Published New York, NY IEEE 01.03.2008
Institute of Electrical and Electronics Engineers
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects
Online AccessGet full text

Cover

Loading…
Abstract A novel dead-time elimination method is presented in this paper for voltage source inverters. This method is based on decomposing of a generic phase-leg into two basic switching cells, which are configured with a controllable switch in series with an uncontrollable diode. Therefore, dead-time is not needed. In comparison to using expensive current sensors, this method precisely determines the load current direction by detecting which anti-parallel diode conducts in a phase-leg. A low-cost diode-conduction detector is developed to measure the operating state of the anti-parallel diode. In comparison with complicated compensators, this method features simple logic and flexible implementation. This method significantly reduces the output distortion and regains the output RMS value. The principle of the proposed dead-time elimination method is described in detail. Simulation and experimental results are given to demonstrate the validity and features of this new method.
AbstractList A novel dead-time elimination method is presented in this paper for voltage source inverters. This method is based on decomposing of a generic phase-leg into two basic switching cells, which are configured with a controllable switch in series with an uncontrollable diode. Therefore, dead-time is not needed. In comparison to using expensive current sensors, this method precisely determines the load current direction by detecting which anti-parallel diode conducts in a phase-leg. A low-cost diode-conduction detector is developed to measure the operating state of the anti-parallel diode. In comparison with complicated compensators, this method features simple logic and flexible implementation. This method significantly reduces the output distortion and regains the output RMS value. The principle of the proposed dead-time elimination method is described in detail. Simulation and experimental results are given to demonstrate the validity and features of this new method.
A novel dead-time elimination method is presented in this paper for voltage source inverters. This method is based on decomposing of a generic phase-leg into two basic switching cells, which are configured with a controllable switch in series with an uncontrollable diode. Therefore, dead-time is not needed. In comparison to using expensive current sensors, this method precisely determines the load current direction by detecting which anti-parallel diode conducts in a phase-leg. A low-cost diode-conduction detector is developed to measure the operating state of the anti-parallel diode. In comparison with complicated compensators, this method features simple logic and flexible implementation. This method significantly reduces the output distortion and regains the output RMS value. The principle of the proposed dead-time elimination method is described in detail. Simulation and experimental results are given to demonstrate the validity and features of this new method. [PUBLICATION ABSTRACT]
A novel dead-time elimination method is presented in this paper for voltage source inverters. This method is based on decomposing of a generic phase-leg into two basic switching cells, which are configured with a controllable switch [abstract truncated by publisher].
Author Lihua Chen
Fang Zheng Peng
Author_xml – sequence: 1
  givenname: L
  surname: Chen
  fullname: Chen, L
– sequence: 2
  givenname: F
  surname: Peng
  middlename: Z
  fullname: Peng, F Z
BackLink http://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=20188221$$DView record in Pascal Francis
BookMark eNqF0U1r20AQBuAluBA7zT2QiwikPcmZ2e89htRtA4YG4va6rKRRUJClZFcO9N9XwsaHHJrTHuaZGXbeBZt1fUeMXSAsEcHdbB5W6yUHMEuHymh9wuboJOaAYGZsDtaq3DonTtkipWcAlApwzvg3ClW-abaUrdpm23RhaPouq_uY_enbITxR9tjvYknZffdGcaCYPrNPdWgTnR_eM_b7-2pz9zNf__pxf3e7zkuJasiNLiVpIktVoURFUlZQyEKoUFiHNdeVrMtQoVHKKCoUr0epaxTBBUs2iDP2dT_3JfavO0qD3zappLYNHfW75B0IjVIY96G0RoFSzshRfvmvFFKC45yP8OodfB7P0I3_9Ry0dhb0tBf2qIx9SpFq_xKbbYh_PYKfUvFTKn5Kxe9TGVuuD3NDKkNbx9CVTTr2cUBrOcfRXe5dQ0THspRKSSXFP9etlYY
CODEN ITPEE8
CitedBy_id crossref_primary_10_1049_rpg2_12128
crossref_primary_10_3390_app6110344
crossref_primary_10_1109_TPEL_2013_2278493
crossref_primary_10_1080_00207217_2012_680794
crossref_primary_10_1109_TIA_2014_2323479
crossref_primary_10_1109_TPEL_2016_2645578
crossref_primary_10_1049_joe_2019_1248
crossref_primary_10_1049_pel2_12192
crossref_primary_10_1109_TPEL_2010_2041012
crossref_primary_10_1109_TPEL_2016_2524635
crossref_primary_10_1109_TPEL_2020_2991583
crossref_primary_10_1515_ijeeps_2013_0104
crossref_primary_10_1080_15567036_2019_1668506
crossref_primary_10_6113_TKPE_2012_17_5_401
crossref_primary_10_1109_TPEL_2008_2012111
crossref_primary_10_1109_TPEL_2009_2039878
crossref_primary_10_3390_electronics8020196
crossref_primary_10_1109_TPEL_2010_2068563
crossref_primary_10_1002_tee_22717
crossref_primary_10_1016_j_rser_2017_05_290
crossref_primary_10_1109_TPEL_2023_3348301
crossref_primary_10_1109_TPEL_2016_2517679
crossref_primary_10_1016_j_conengprac_2020_104697
crossref_primary_10_1016_j_simpat_2010_02_010
crossref_primary_10_1109_TEC_2009_2025419
crossref_primary_10_1109_TTE_2023_3306872
crossref_primary_10_1109_TPEL_2021_3137839
crossref_primary_10_1109_TIA_2018_2846719
crossref_primary_10_1002_tee_23374
crossref_primary_10_1109_TPEL_2022_3226865
crossref_primary_10_7305_automatika_53_2_128
crossref_primary_10_1109_TEC_2017_2679701
crossref_primary_10_5207_JIEIE_2012_26_1_029
crossref_primary_10_1109_TIA_2009_2031902
crossref_primary_10_1007_s00202_022_01560_1
crossref_primary_10_1109_TPEL_2015_2506400
crossref_primary_10_3390_en11061577
crossref_primary_10_3390_electronics10040426
crossref_primary_10_1109_TPEL_2012_2227811
crossref_primary_10_1049_iet_pel_2014_0509
crossref_primary_10_1049_iet_pel_2019_0503
crossref_primary_10_1109_TPEL_2010_2049031
crossref_primary_10_1109_TIE_2020_2998737
crossref_primary_10_1109_TPEL_2009_2024676
crossref_primary_10_1109_TIE_2022_3177757
crossref_primary_10_1109_TPEL_2018_2839659
crossref_primary_10_1109_TIE_2017_2696480
crossref_primary_10_1109_TPEL_2009_2024151
crossref_primary_10_1109_TIE_2013_2289907
crossref_primary_10_1109_ACCESS_2019_2946845
crossref_primary_10_1109_TIA_2018_2825941
crossref_primary_10_6113_TKPE_2012_17_3_213
crossref_primary_10_1109_TPEL_2020_3043392
crossref_primary_10_7305_automatika_2017_02_1561
crossref_primary_10_1109_TPEL_2013_2285399
crossref_primary_10_5207_JIEIE_2011_25_4_001
crossref_primary_10_5207_JIEIE_2011_25_4_124
crossref_primary_10_1002_tee_23625
crossref_primary_10_1002_etep_2701
crossref_primary_10_1109_TPEL_2021_3112694
crossref_primary_10_1109_TIE_2009_2033098
crossref_primary_10_1109_TIA_2017_2787617
crossref_primary_10_6113_TKPE_2011_16_6_610
crossref_primary_10_1109_TIA_2009_2027530
crossref_primary_10_6113_JPE_2015_15_6_1609
crossref_primary_10_1109_TPEL_2022_3216051
crossref_primary_10_1016_j_ijepes_2014_05_048
crossref_primary_10_1109_TIE_2017_2740849
crossref_primary_10_1109_TPEL_2013_2238557
crossref_primary_10_1109_TIA_2018_2853045
crossref_primary_10_1109_TPEL_2015_2427914
crossref_primary_10_1109_TPEL_2014_2347974
crossref_primary_10_1109_TPEL_2021_3092400
crossref_primary_10_1109_JESTPE_2021_3128274
crossref_primary_10_2478_v10175_010_0135_y
crossref_primary_10_1109_TIE_2017_2716866
crossref_primary_10_3390_wevj12010017
crossref_primary_10_1109_TPEL_2019_2960268
crossref_primary_10_1109_TIE_2009_2014305
crossref_primary_10_1109_TPEL_2017_2678525
crossref_primary_10_1109_TPEL_2012_2192451
crossref_primary_10_1049_iet_pel_2014_0680
crossref_primary_10_3103_S1068371215010034
crossref_primary_10_1049_iet_pel_2018_5808
crossref_primary_10_1088_1755_1315_701_1_012054
crossref_primary_10_1088_1742_6596_1754_1_012203
crossref_primary_10_1109_TPEL_2014_2339302
crossref_primary_10_1109_TPEL_2018_2825218
crossref_primary_10_1515_ijeeps_2017_0167
crossref_primary_10_1109_TPEL_2018_2820727
crossref_primary_10_1109_TPEL_2011_2165855
crossref_primary_10_1109_JESTPE_2022_3164130
crossref_primary_10_1109_ACCESS_2021_3096810
crossref_primary_10_1109_TPEL_2017_2704620
crossref_primary_10_1109_TPWRD_2021_3104828
crossref_primary_10_1109_TTE_2015_2477469
crossref_primary_10_1080_00207217_2017_1357765
crossref_primary_10_1080_01430750_2020_1722222
crossref_primary_10_1049_iet_pel_2017_0111
crossref_primary_10_1049_el_2013_1704
crossref_primary_10_1109_TPEL_2009_2033064
crossref_primary_10_1002_tee_22107
crossref_primary_10_3390_en17071693
crossref_primary_10_1109_TIE_2013_2251737
crossref_primary_10_1007_s42452_020_2772_6
crossref_primary_10_1109_TIE_2013_2242415
crossref_primary_10_1109_TPEL_2012_2188045
crossref_primary_10_1109_TIE_2011_2112313
crossref_primary_10_1049_pel2_12497
crossref_primary_10_1109_TIA_2017_2768524
crossref_primary_10_1109_TPEL_2017_2767294
crossref_primary_10_1109_TPEL_2012_2211039
crossref_primary_10_2139_ssrn_2405336
crossref_primary_10_1109_TPEL_2010_2098050
crossref_primary_10_1109_TIA_2014_2303932
crossref_primary_10_1109_TPEL_2010_2054837
crossref_primary_10_1109_TIE_2014_2341583
crossref_primary_10_1049_iet_pel_2013_0556
crossref_primary_10_1109_TIE_2023_3308135
crossref_primary_10_1109_TPEL_2017_2774363
crossref_primary_10_1109_TIE_2018_2868030
crossref_primary_10_1109_TPEL_2016_2630712
crossref_primary_10_1109_TPEL_2011_2181419
crossref_primary_10_1109_TPEL_2013_2275551
crossref_primary_10_1109_TIE_2014_2327579
crossref_primary_10_1109_TPEL_2021_3103159
Cites_doi 10.1109/TPEL.2006.876850
10.1109/TPEL.2005.854046
10.1109/81.762927
10.1109/CIEP.1996.618549
10.1109/TIA.2005.857472
10.1109/TIE.2006.888793
10.1109/9780470546284
10.1109/LPEL.2005.851310
10.1109/63.774205
10.1109/TPEL.2006.880244
10.1109/IAS.2005.1518427
10.1109/IAS.1999.798757
10.1109/41.564157
10.1109/TIE.2004.834940
10.1109/TIE.2007.894770
10.1109/TPEL.2003.820600
10.1109/TIA.2004.836149
10.1109/TPEL.2003.818833
ContentType Journal Article
Copyright 2008 INIST-CNRS
Copyright Institute of Electrical and Electronics Engineers, Inc. (IEEE) Mar 2008
Copyright_xml – notice: 2008 INIST-CNRS
– notice: Copyright Institute of Electrical and Electronics Engineers, Inc. (IEEE) Mar 2008
DBID 97E
RIA
RIE
IQODW
AAYXX
CITATION
7SP
7TB
8FD
FR3
JQ2
KR7
L7M
F28
DOI 10.1109/TPEL.2007.915766
DatabaseName IEEE All-Society Periodicals Package (ASPP) 2005-present
IEEE All-Society Periodicals Package (ASPP) 1998–Present
IEEE/IET Electronic Library
Pascal-Francis
CrossRef
Electronics & Communications Abstracts
Mechanical & Transportation Engineering Abstracts
Technology Research Database
Engineering Research Database
ProQuest Computer Science Collection
Civil Engineering Abstracts
Advanced Technologies Database with Aerospace
ANTE: Abstracts in New Technology & Engineering
DatabaseTitle CrossRef
Civil Engineering Abstracts
Technology Research Database
Mechanical & Transportation Engineering Abstracts
Electronics & Communications Abstracts
ProQuest Computer Science Collection
Engineering Research Database
Advanced Technologies Database with Aerospace
ANTE: Abstracts in New Technology & Engineering
DatabaseTitleList
Civil Engineering Abstracts
Civil Engineering Abstracts
Civil Engineering Abstracts
Civil Engineering Abstracts
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library Online
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
Applied Sciences
EISSN 1941-0107
EndPage 580
ExternalDocumentID 1444957411
10_1109_TPEL_2007_915766
20188221
4455454
Genre orig-research
Feature
GroupedDBID -~X
0R~
29I
3EH
4.4
5GY
5VS
6IK
97E
AAJGR
AASAJ
ABFSI
ABQJQ
ABVLG
ACGFO
ACGFS
ACIWK
ACKIV
AENEX
AETIX
AI.
AIBXA
AKJIK
ALLEH
ALMA_UNASSIGNED_HOLDINGS
ASUFR
ATWAV
BEFXN
BFFAM
BGNUA
BKEBE
BKOMP
BPEOZ
CS3
DU5
E.L
EBS
EJD
HZ~
H~9
ICLAB
IFIPE
IFJZH
IPLJI
JAVBF
LAI
M43
MS~
O9-
OCL
P2P
PQQKQ
RIA
RIE
RIG
RNS
RXW
TAE
TAF
TN5
VH1
VJK
XFK
08R
ABPTK
IQODW
AAYXX
CITATION
7SP
7TB
8FD
FR3
JQ2
KR7
L7M
F28
ID FETCH-LOGICAL-c415t-76c4e6ee8edb53de44d0b4b35ab891f26d4fcad175575eb52f8ed6f13a9a8e8a3
IEDL.DBID RIE
ISSN 0885-8993
IngestDate Sat Aug 17 00:46:34 EDT 2024
Sat Aug 17 03:40:32 EDT 2024
Sat Aug 17 00:50:57 EDT 2024
Thu Oct 10 19:22:34 EDT 2024
Fri Aug 23 02:13:00 EDT 2024
Sun Oct 22 16:06:49 EDT 2023
Wed Jun 26 19:26:53 EDT 2024
IsPeerReviewed true
IsScholarly true
Issue 2
Keywords Harmonic
Dead-time
Diode
Measurement sensor
Experimental study
Switching
Implementation
Voltage source converter
Current sensor
Deadtime
Switching conditions
phase-leg
Compensator
System simulation
Selector switch
Pulse duration modulation
Root mean square value
gate drive
Cost lowering
Comparative study
pulsewidth modulation (PWM) control
Language English
License CC BY 4.0
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-c415t-76c4e6ee8edb53de44d0b4b35ab891f26d4fcad175575eb52f8ed6f13a9a8e8a3
Notes ObjectType-Article-2
SourceType-Scholarly Journals-1
ObjectType-Feature-1
content type line 23
PQID 206698069
PQPubID 23500
PageCount 7
ParticipantIDs proquest_journals_206698069
crossref_primary_10_1109_TPEL_2007_915766
pascalfrancis_primary_20188221
ieee_primary_4455454
proquest_miscellaneous_34409222
proquest_miscellaneous_903614379
proquest_miscellaneous_875055974
PublicationCentury 2000
PublicationDate 2008-03-01
PublicationDateYYYYMMDD 2008-03-01
PublicationDate_xml – month: 03
  year: 2008
  text: 2008-03-01
  day: 01
PublicationDecade 2000
PublicationPlace New York, NY
PublicationPlace_xml – name: New York, NY
– name: New York
PublicationTitle IEEE transactions on power electronics
PublicationTitleAbbrev TPEL
PublicationYear 2008
Publisher IEEE
Institute of Electrical and Electronics Engineers
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher_xml – name: IEEE
– name: Institute of Electrical and Electronics Engineers
– name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
References ref13
peng (ref21) 2005
ref12
park (ref16) 2003; 3
ref15
ref14
mohan (ref19) 2003
ref20
ref11
ref10
ref2
ref1
ref17
ref18
ref8
ref7
ref9
ref4
ref3
ref6
ref5
References_xml – ident: ref9
  doi: 10.1109/TPEL.2006.876850
– ident: ref8
  doi: 10.1109/TPEL.2005.854046
– ident: ref20
  doi: 10.1109/81.762927
– ident: ref7
  doi: 10.1109/CIEP.1996.618549
– ident: ref11
  doi: 10.1109/TIA.2005.857472
– ident: ref13
  doi: 10.1109/TIE.2006.888793
– ident: ref18
  doi: 10.1109/9780470546284
– ident: ref2
  doi: 10.1109/LPEL.2005.851310
– volume: 3
  start-page: 2033
  year: 2003
  ident: ref16
  article-title: a novel dead-time elimination method using single-input enhanced phase-leg configuration
  publication-title: Proc IEEE IAS Annu Meeting
  contributor:
    fullname: park
– ident: ref4
  doi: 10.1109/63.774205
– ident: ref12
  doi: 10.1109/TPEL.2006.880244
– ident: ref15
  doi: 10.1109/IAS.2005.1518427
– start-page: 2290
  year: 2005
  ident: ref21
  article-title: development of a 1.5 mva universal converter module for ship propulsion, traction drive and utility applications
  publication-title: Proc IEEE Power Electronics Specialists Conf
  contributor:
    fullname: peng
– ident: ref14
  doi: 10.1109/IAS.1999.798757
– ident: ref6
  doi: 10.1109/41.564157
– ident: ref1
  doi: 10.1109/TIE.2004.834940
– year: 2003
  ident: ref19
  publication-title: Power Electronics-Converters Applications and Design
  contributor:
    fullname: mohan
– ident: ref10
  doi: 10.1109/TIE.2007.894770
– ident: ref17
  doi: 10.1109/TPEL.2003.820600
– ident: ref3
  doi: 10.1109/TIA.2004.836149
– ident: ref5
  doi: 10.1109/TPEL.2003.818833
SSID ssj0014501
Score 2.4499
Snippet A novel dead-time elimination method is presented in this paper for voltage source inverters. This method is based on decomposing of a generic phase-leg into...
SourceID proquest
crossref
pascalfrancis
ieee
SourceType Aggregation Database
Index Database
Publisher
StartPage 574
SubjectTerms Applied sciences
Circuit properties
Circuits
Comparative analysis
Connection and protection apparatus
Convertors
Dead-time
Detectors
Diodes
Distortion
Electric currents
Electric potential
Electric power
Electric, optical and optoelectronic circuits
Electrical engineering. Electrical power engineering
Electrical machines
Electronic circuits
Electronics
Exact sciences and technology
gate drive
harmonic
Intelligent structures
Inverters
Low voltage
Phase detection
Phase modulation
phase-leg
Power electronics
Pulse width modulation
Pulse width modulation inverters
pulsewidth modulation (PWM) control
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Simulation
Switches
Switching, multiplexing, switched capacity circuits
Voltage
Title Dead-Time Elimination for Voltage Source Inverters
URI https://ieeexplore.ieee.org/document/4455454
https://www.proquest.com/docview/206698069
https://search.proquest.com/docview/34409222
https://search.proquest.com/docview/875055974
https://search.proquest.com/docview/903614379
Volume 23
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LT9wwEB4BJ3poC7RqSoEcuFSqlyR-JD5WZRFCgCoVKm6RH-NL0W7VzV766zu2d9MXSNwi2QdnxuP5xjP-BuCYfIwi0NYxa51nog2CGac089JLXYeWNyEGilfX6vxWXNzJuw34ML6FQcRUfIaT-Jly-X7ulvGq7EQIcn5SbMJmVzX5rdaYMRAytTomo5GMYgi-TklW-uTm8_QykxXqWmY-xN8uKPVUiRWRZkFCCbmbxX8Hc_I2Zy_gar3OXGTybbIc7MT9_IfC8ak_8hKer2Bn-THvkx3YwNkuPPuDjHAPmlNSN4tPQsrpfer1FXVWEqgtv87vBzp3yi_ppr-M3ByxEnTxCm7PpjefztmqowJz5KgH1ionUCF26K3kHoXwlRWWS2M70kyjvAjOeIIUhOLQyibQTBVqbrTpsDP8NWzN5jN8AyUn05dcB6kFCqda4xrUaEVd-9CGVhTwfi3k_nsmzuhTwFHpPiok9r9s-6yQAvaijMZ5K_EUcPiXVsZxAi0UGDR1AftrNfUr01v0kZ9ed5XSBRyNo2QzMRFiZjhfLnouKKolYFRA-cgMiuKqFGs9PkWT768jm-Pbh1e_D9u5tiTWq72DreHHEg8IwAz2MO3cX7Z97Tk
link.rule.ids 315,786,790,802,27955,27956,55107
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1Lb9QwEB6VcoAeyqOgpoU2By5IeJvEj8RHBFstsFshsUW9RXY8vlDtVt3shV_P2N4Nz0rcItkHZ8bj-cYz_gbgFfkYRaCtYdZ2jonaC2Y6pZmTTurS17zyIVCcXajJpfh4Ja924M3wFgYRY_EZjsJnzOW7ZbcOV2VnQpDzk-Ie3Cc_X9TptdaQMxAyNjsms5GMogi-TUoW-mz-eTxNdIW6lIkR8acTil1VQk2kWZFYfOpn8dfRHP3N-SOYbVeayky-jda9HXXf_yBx_N9feQz7G-CZv0075Qns4OIp7P1CR3gA1XtSOAuPQvLxdez2FbSWE6zNvy6vezp58i_xrj8P7ByhFnT1DC7Px_N3E7bpqcA6ctU9q1UnUCE26KzkDoVwhRWWS2Mb0k2lnPCdcQQqCMehlZWnmcqX3GjTYGP4c9hdLBd4CDkn45dce6kFik7VpqtQoxVl6Xzta5HB662Q25tEndHGkKPQbVBI6IBZt0khGRwEGQ3zNuLJ4OQ3rQzjBFsoNKjKDI63amo3xrdqA0O9bgqlMzgdRslqQirELHC5XrVcUFxL0CiD_I4ZFMcVMdq6e4om718GPsejf6_-FB5M5rNpO_1w8ekYHqZKk1C99gJ2-9s1viQ409uTuIt_AFjT8I0
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Dead-Time+Elimination+for+Voltage+Source+Inverters&rft.jtitle=IEEE+transactions+on+power+electronics&rft.au=Chen%2C+Lihua&rft.au=Fang%2C+Zheng+Peng&rft.date=2008-03-01&rft.issn=0885-8993&rft.volume=23&rft.issue=2&rft.spage=574&rft.epage=580&rft_id=info:doi/10.1109%2FTPEL.2007.915766&rft.externalDBID=NO_FULL_TEXT
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0885-8993&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0885-8993&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0885-8993&client=summon