Programmable All-in-One 4×8-/2×16-/1×32-Bits Dual Mode Logic Multiplier in 16 nm FinFET With Semi-Automatic Flow

• Published in: IEEE access Vol. 11; pp. 116206 - 116218
• Main Authors: Shavit, Netanel, Stanger, Inbal, Taco, Ramiro, Fish, Alexander, Levi, Itamar
• Format: Journal Article
• Language: English
• Published: Piscataway IEEE 2023; The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
• Subjects: Alternative logic family; automation flow; Computer architecture; configurable multipliers; design flow; dual mode logic (DML); dynamic logic; Energy consumption; FinFETs; Hardware; Logic circuits; Logic gates; multiplier; Multipliers; Parallel processing; single instruction multiple data (SIMD); Transistors
• ISSN: 2169-3536; 2169-3536
• DOI: 10.1109/ACCESS.2023.3325313

In this paper, an improved multiplier architecture, utilizing dual mode logic (DML) targeting single-instruction-multiple-data (SIMD)-like systems is proposed. The design introduces improvements at both the architecture and logic gate levels, by capitalizing on their synergistic combination. At the architecture level, the multiplier design is adapted to accommodate diverse computations based on the level of the input data parallelism. The main novelty is the incorporation of three different acceleration or bypass mechanisms jointly. The configurable multiplier has three variable precision configuration options: a <inline-formula> <tex-math notation="LaTeX">32\times 32 </tex-math></inline-formula>-bit, two <inline-formula> <tex-math notation="LaTeX">16\times 16 </tex-math></inline-formula>-bit, and four <inline-formula> <tex-math notation="LaTeX">8\times 8 </tex-math></inline-formula>-bit multipliers. This bypassing architecture seamlessly integrates DML logic, which supports two modes of operation: a high-performance dynamic mode and a low-energy consumption static mode, with smooth mode switching capabilities. By optimizing the DML mode based on the multiplier's bit-width, the design enhances active computational block utilization, overall performance, and energy efficiency. In the dynamic mode, the DML implementation achieves an average performance improvement of 15% for the 32-bit, 8% for the 16-bit, and 7% for the 8-bit multipliers compared to the CMOS implementation. In the static mode, the DML implementation demonstrates an average energy reduction of 28%. When running in combined mode, where the 32-bit multiplier operates in dynamic mode for acceleration and the 8-bit multiplier operates in static mode for energy savings, the DML implementation exhibits an average overall performance gain of 15% and up to 18% lower energy consumption. The non-trivial semi-automation flow utilized for the complex implementation of the proposed architecture is also presented.