From Latency-Insensitive Design to Communication-Based System-Level Design

• Published in: Proceedings of the IEEE Vol. 103; no. 11; pp. 2133 - 2151
• Main Author: Carloni, Luca P.
• Format: Journal Article
• Language: English
• Published: New York IEEE 01.11.2015; The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
• Subjects: Chips (electronics); Computer aided design; Computer engineering; computer-aided design (CAD); Design automation; Design engineering; Embedded systems; Foundations; Integrated circuits; latency-insensitive design (LID); Semiconductor devices; Semiconductors; Synchronous; system on chip (SoC); System-level design; system-level design (SLD); System-on-chip; Transistors; system-level design (SLD); integrated circuits; latency-insensitive design (LID); embedded systems; Computer engineering; computer-aided design (CAD); system on chip (SoC)
• ISSN: 0018-9219; 1558-2256
• DOI: 10.1109/JPROC.2015.2480849

By the end of the 20th century, the continuous progress of the semiconductor industry brought a major transformation in the design of integrated circuits: as the speed of global wires could not keep up with the speed of ever-smaller transistors, the digital chip became a distributed system. This fact broke the synchronous paradigm assumption, i.e., the foundation of those computer-aided design (CAD) flows which had made possible three decades of unique technology progress: from chips with thousands of transistors to systems on chips (SoCs) with over a billion transistors. Latency-insensitive design (LID) is a correct-by-construction design methodology that was originally developed to address this challenge while preserving as much as possible the synchronous assumption. A broad new approach that transforms the fundamentals of how complex digital systems are assembled, LID introduces the protocols and shells paradigm, which offers several main benefits: modularity (by reconciling the synchronous paradigm with the dominant impact of global interconnect delays that characterizes nanometer technologies), scalability (by making key properties of the design be correct by construction through interface synthesis), flexibility (by simplifying the design and validation of a system through the separation of communication from computation), and efficiency (by enabling the reuse of predesigned components, thus reducing the overall design time). This paper overviews the principles and practice of LID, offers a retrospective on related research over the past decade, and looks ahead in proposing the protocols and shells paradigm as the foundation to bridge the gap between system-level and logic/physical design, a requisite to cope with the complexity of engineering future SoC platforms.