Using Data Postcompensation and Predistortion to Tolerate Cell-to-Cell Interference in MLC nand Flash Memory

• Published in: IEEE transactions on circuits and systems. I, Regular papers Vol. 57; no. 10; pp. 2718 - 2728
• Main Authors: Dong, Guiqiang, Li, Shu, Zhang, Tong
• Format: Journal Article
• Language: English
• Published: New York IEEE 01.10.2010; The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
• Subjects: Cell-to-cell interference; Circuit noise; Circuits; CMOS technology; Data processing; Degradation; Design engineering; Error correction codes; Flash memory; Flash memory (computers); Interference; Mathematical analysis; Memory; nand flash memory; Noise; Nonvolatile memory; postcompensation; Predistortion; Pushing; Semiconductor device noise; Semiconductors; Stores; Studies; Threshold voltage
• ISSN: 1549-8328; 1558-0806
• DOI: 10.1109/TCSI.2010.2046966

With the appealing storage-density advantage, multilevel-per-cell (MLC) NAND Flash memory that stores more than 1 bit in each memory cell now largely dominates the global Flash memory market. However, due to the inherent smaller noise margin, the MLC NAND Flash memory is more subject to various device/circuit variability and noise, particularly as the industry is pushing the limit of technology scaling and a more aggressive use of MLC storage. Cell-to-cell interference has been well recognized as a major noise source responsible for raw-memory-storage reliability degradation. Leveraging the fact that cell-to-cell interference is a deterministic data-dependent process and can be mathematically described with a simple formula, we present two simple yet effective data-processing techniques that can well tolerate significant cell-to-cell interference at the system level. These two techniques essentially originate from two signal-processing techniques being widely used in digital communication systems to compensate communication-channel intersymbol interference. The effectiveness of these two techniques have been well demonstrated through computer simulations and analysis under an information theoretical framework, and the involved design tradeoffs are discussed in detail.