A Low-Cost Real-Time Embedded Stereo Vision System for Accurate Disparity Estimation Based on Guided Image Filtering

• Published in: IEEE transactions on computers Vol. 65; no. 9; pp. 2678 - 2693
• Main Authors: Ttofis, Christos, Kyrkou, Christos, Theocharides, Theocharis
• Format: Journal Article
• Language: English
• Published: New York IEEE 01.09.2016; The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
• Subjects: Accuracy; Agglomeration; Computer vision; depth estimation; Design engineering; Embedded systems; embedded vision; Filtering algorithms; Hardware; Matched filters; Matching; Maximum likelihood detection; Nonlinear filters; real-time; Real-time systems; stereo matching; Stereo vision; Vision systems
• ISSN: 0018-9340; 1557-9956
• DOI: 10.1109/TC.2015.2506567

Stereo matching, a key element towards extracting depth information from stereo images, is widely used in several embedded consumer electronic and multimedia systems. Such systems demand high processing performance and accurate depth perception, while their deployment in embedded and mobile environments implies that cost, energy and memory overheads need to be minimized. Hardware acceleration has been demonstrated in efficient embedded stereo vision systems. To this end, this paper presents the design and implementation of a hardware-based stereo matching system able to provide high accuracy and concurrently high performance for embedded vision devices, which are associated with limited hardware and power budget. We first implemented a compact and efficient design of the guided image filter, an edge-preserving filter, which reduces the hardware complexity of the implemented stereo algorithm, while at the same time maintains high-quality results. The guided filter design is used in two parts of the stereo matching pipeline, showing that it can simplify the hardware complexity of the Adaptive Support Weight aggregation step, and efficiently enable a powerful disparity refinement unit, which improves matching accuracy, even though cost aggregation is based on simple, fixed support strategies. We implemented several variants of our design on a Kintex-7 FPGA board, which was able to process HD video (1,280 × 720) in real-time (60 fps), using ~57.5k and ~71k of the FPGA's logic (CLB) and register resources, respectively. Additionally, the proposed stereo matching design delivers leading accuracy when compared to state-of-the-art hardware implementations based on the Middlebury evaluation metrics (at least 1.5 percent less bad matching pixels).