High temperature bias-stress-induced instability in power trench-gated MOSFETs

•High-temperature reverse-bias stress of trench-gated UMOSFETs causes parameter degradation.•The degradation is particularly large when the stress is applied in a humid ambient.•Stress introduces mobile protons in the gate oxide of the UMOSFET.•The stress configuration and level give rise to negativ...

Full description

Saved in:
Bibliographic Details
Published inMicroelectronics and reliability Vol. 54; no. 2; pp. 374 - 380
Main Authors Hao, J., Rioux, M., Suliman, S.A., Awadelkarim, O.O.
Format Journal Article
LanguageEnglish
Published Kidlington Elsevier Ltd 01.02.2014
Elsevier
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:•High-temperature reverse-bias stress of trench-gated UMOSFETs causes parameter degradation.•The degradation is particularly large when the stress is applied in a humid ambient.•Stress introduces mobile protons in the gate oxide of the UMOSFET.•The stress configuration and level give rise to negative-bias temperature instability. We report on the high-temperature reverse-bias (HTRB) stress reliability of trench-gated n-channel metal-oxide-silicon field-effect transistors (n-UMOSFETs). The degradation induced by the HTRB is examined using changes in transistor parameters, optical microscopy, and scanning electron microscopy. The HTRB causes degradations in the threshold voltage and drain leakage of the n-UMOSFET and these degradations are particularly large when the stress is applied in a humid ambient. The observations were interpreted in terms of water molecule diffusion into the gate oxide through passivation cracks in the edge termination of the n-UMOSFET during HTRB in a humid ambient. The water molecules catalyze proton (H+) generation through electric-field assisted interactions and hole injection into the gate oxide at the bottom of the trench. Also, H+ is observed to be very stable in the gate oxide and to migrate between the gate-oxide and oxide–Si interfaces driven by an applied gate-voltage. It is proposed that the employed HTRB configuration and level give rise to negative-bias temperature instability (NBTI) in a parasitic p-channel MOSFET structure occurring in the trench base of the n-UMOSFET, and that NBTI is a serious reliability concern in power UMOSFETs subjected to stress in a moist ambient.
Bibliography:ObjectType-Article-2
SourceType-Scholarly Journals-1
ObjectType-Feature-1
content type line 23
ISSN:0026-2714
1872-941X
DOI:10.1016/j.microrel.2013.10.004