Nanometer scale linewidth control during etching of polysilicon gates in high-density plasmas

We address some of the plasma issues encountered for ultimate silicon gate patterning that should be fixed in order to establish the long term viability of plasma processes in integrated circuits manufacturing. For sub-100-nm gate dimensions, one of the main issues is to precisely control the shape...

Full description

Saved in:
Bibliographic Details
Published inMicroelectronic engineering Vol. 69; no. 2; pp. 350 - 357
Main Authors Joubert, O, Pargon, E, Foucher, J, Detter, X, Cunge, G, Vallier, L
Format Journal Article
LanguageEnglish
Published Elsevier B.V 01.09.2003
Elsevier
Subjects
Online AccessGet full text

Cover

Loading…
Abstract We address some of the plasma issues encountered for ultimate silicon gate patterning that should be fixed in order to establish the long term viability of plasma processes in integrated circuits manufacturing. For sub-100-nm gate dimensions, one of the main issues is to precisely control the shape of the etched feature. This requires a detailed knowledge of the various physico-chemical mechanisms involved in plasma etching and deposition.
AbstractList We address some of the plasma issues encountered for ultimate silicon gate patterning that should be fixed in order to establish the long term viability of plasma processes in integrated circuits manufacturing. For sub-100-nm gate dimensions, one of the main issues is to precisely control the shape of the etched feature. This requires a detailed knowledge of the various physico-chemical mechanisms involved in plasma etching and deposition.
Author Pargon, E
Detter, X
Joubert, O
Foucher, J
Vallier, L
Cunge, G
Author_xml – sequence: 1
  givenname: O
  surname: Joubert
  fullname: Joubert, O
  email: joubertol@chartreuse.cea.fr
– sequence: 2
  givenname: E
  surname: Pargon
  fullname: Pargon, E
– sequence: 3
  givenname: J
  surname: Foucher
  fullname: Foucher, J
– sequence: 4
  givenname: X
  surname: Detter
  fullname: Detter, X
– sequence: 5
  givenname: G
  surname: Cunge
  fullname: Cunge, G
– sequence: 6
  givenname: L
  surname: Vallier
  fullname: Vallier, L
BackLink https://hal.science/hal-00477209$$DView record in HAL
BookMark eNqFkEtrGzEUhUVxoE7Sn1DQqjSLSfSY0WNVTEjjgEkWbZdFKJo7HhVZciXZxf8-47hkm8093Mt3DtxzjmYxRUDoMyXXlFBx82MastGcyq-EXxHCGW3EBzSnSvKm64Saofkb8hGdl_KHTHtL1Bz9frQxbaBCxsXZADj4CP98X0fsUqw5Bdzvso9rDNWNR00D3qZwKD74icBrW6FgH_Ho12PTQyy-HvA22LKx5RKdDTYU-PRfL9Cv73c_b5fN6un-4XaxahyXrDYtDGIQoEF2CrR9biVXQjPqWttxZntQoKxsubCMKWFF32vekkFpPTwr0nb8Al2dckcbzDb7jc0Hk6w3y8XKHG-EtFIyovd0Yr-c2G1Of3dQqtn44iAEGyHtimFSE8Y6PoHdCXQ5lZJheEumxByLN6_Fm2OrhnDzWrwRk-_byQfTx3sP2RTnITrofQZXTZ_8OwkvscuMeQ
CitedBy_id crossref_primary_10_1116_1_1767038
crossref_primary_10_1116_1_1690258
Cites_doi 10.1116/1.1367262
10.1116/1.588559
10.1002/sia.740171304
ContentType Journal Article
Copyright 2003
Distributed under a Creative Commons Attribution 4.0 International License
Copyright_xml – notice: 2003
– notice: Distributed under a Creative Commons Attribution 4.0 International License
DBID AAYXX
CITATION
7SP
7U5
8FD
H8D
L7M
1XC
DOI 10.1016/S0167-9317(03)00321-6
DatabaseName CrossRef
Electronics & Communications Abstracts
Solid State and Superconductivity Abstracts
Technology Research Database
Aerospace Database
Advanced Technologies Database with Aerospace
Hyper Article en Ligne (HAL)
DatabaseTitle CrossRef
Aerospace Database
Solid State and Superconductivity Abstracts
Technology Research Database
Advanced Technologies Database with Aerospace
Electronics & Communications Abstracts
DatabaseTitleList
Aerospace Database
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISSN 1873-5568
EndPage 357
ExternalDocumentID oai_HAL_hal_00477209v1
10_1016_S0167_9317_03_00321_6
S0167931703003216
GroupedDBID --K
--M
.~1
0R~
123
1B1
1RT
1~.
1~5
29M
4.4
457
4G.
5VS
7-5
71M
8P~
9JN
AABNK
AABXZ
AACTN
AAEDT
AAEDW
AAEPC
AAIAV
AAIKJ
AAKOC
AALRI
AAOAW
AAQFI
AAQXK
AAXUO
AAYFN
ABBOA
ABFNM
ABFRF
ABJNI
ABMAC
ABNEU
ABXDB
ABXRA
ABYKQ
ACDAQ
ACFVG
ACGFO
ACGFS
ACNNM
ACRLP
ACZNC
ADBBV
ADEZE
ADJOM
ADMUD
ADTZH
AEBSH
AECPX
AEFWE
AEKER
AENEX
AEZYN
AFFNX
AFKWA
AFRZQ
AFTJW
AGHFR
AGUBO
AGYEJ
AHHHB
AHJVU
AHZHX
AIALX
AIEXJ
AIKHN
AITUG
AIVDX
AJBFU
AJOXV
ALMA_UNASSIGNED_HOLDINGS
AMFUW
AMRAJ
AOUOD
ASPBG
AVWKF
AXJTR
AZFZN
BBWZM
BJAXD
BKOJK
BLXMC
CS3
DU5
EBS
EFJIC
EFLBG
EJD
EO8
EO9
EP2
EP3
F0J
FDB
FEDTE
FGOYB
FIRID
FNPLU
FYGXN
G-2
G-Q
G8K
GBLVA
GBOLZ
HLZ
HMV
HVGLF
HX~
HZ~
IHE
J1W
JJJVA
KOM
LG9
LY7
M24
M38
M41
MAGPM
MO0
N9A
NDZJH
O-L
O9-
OAUVE
OGIMB
OZT
P-8
P-9
P2P
PC.
Q38
R2-
RIG
RNS
ROL
RPZ
SBC
SDF
SDG
SDP
SES
SET
SEW
SMS
SPC
SPCBC
SPD
SPG
SSM
SSQ
SST
SSV
SSZ
T5K
UHS
WUQ
XFK
ZMT
~G-
AAXKI
AAYXX
AFJKZ
AKRWK
CITATION
7SP
7U5
8FD
H8D
L7M
1XC
ID FETCH-LOGICAL-c372t-4ef6f6e9e758e9ab47386921c4a532ade8e8a7436a2286a6dd9340f899fb80453
IEDL.DBID .~1
ISSN 0167-9317
IngestDate Tue Oct 15 15:35:29 EDT 2024
Fri Oct 25 02:10:07 EDT 2024
Thu Sep 26 16:09:59 EDT 2024
Fri Feb 23 02:14:11 EST 2024
IsPeerReviewed true
IsScholarly true
Issue 2
Keywords CMOS scaling
Gate patterning
Critical dimension control
Plasma etching
Language English
License Distributed under a Creative Commons Attribution 4.0 International License: http://creativecommons.org/licenses/by/4.0
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-c372t-4ef6f6e9e758e9ab47386921c4a532ade8e8a7436a2286a6dd9340f899fb80453
Notes SourceType-Scholarly Journals-2
ObjectType-Feature-2
ObjectType-Conference Paper-1
content type line 23
SourceType-Conference Papers & Proceedings-1
ObjectType-Article-3
ORCID 0000-0002-6337-9180
PQID 27902253
PQPubID 23500
PageCount 8
ParticipantIDs hal_primary_oai_HAL_hal_00477209v1
proquest_miscellaneous_27902253
crossref_primary_10_1016_S0167_9317_03_00321_6
elsevier_sciencedirect_doi_10_1016_S0167_9317_03_00321_6
PublicationCentury 2000
PublicationDate 2003-09-01
PublicationDateYYYYMMDD 2003-09-01
PublicationDate_xml – month: 09
  year: 2003
  text: 2003-09-01
  day: 01
PublicationDecade 2000
PublicationTitle Microelectronic engineering
PublicationYear 2003
Publisher Elsevier B.V
Elsevier
Publisher_xml – name: Elsevier B.V
– name: Elsevier
References Tanuma, Powell, Penn (BIB7) 1991; 17
Xu, Sun, Chen, Qian, Podlesnik (BIB2) 2001; 19
Bell, Joubert, Vallier (BIB4) 1996; 14
(BIB1) 2001
Vahedi, Cooperberg, Cook, Gottscho (BIB6) 1998
Foucher, Cunge, Vallier, Joubert (BIB3) 2002; 20
Foucher, Cunge, Vallier, Joubert (BIB5) 2001
Foucher (10.1016/S0167-9317(03)00321-6_BIB3) 2002; 20
Tanuma (10.1016/S0167-9317(03)00321-6_BIB7) 1991; 17
Xu (10.1016/S0167-9317(03)00321-6_BIB2) 2001; 19
(10.1016/S0167-9317(03)00321-6_BIB1) 2001
Foucher (10.1016/S0167-9317(03)00321-6_BIB5) 2001
Bell (10.1016/S0167-9317(03)00321-6_BIB4) 1996; 14
Vahedi (10.1016/S0167-9317(03)00321-6_BIB6) 1998
References_xml – volume: 19
  start-page: 871
  year: 2001
  ident: BIB2
  publication-title: J. Vac. Sci. Technol. A
  contributor:
    fullname: Podlesnik
– start-page: 849
  year: 2001
  ident: BIB5
  contributor:
    fullname: Joubert
– year: 2001
  ident: BIB1
  publication-title: International Technology Roadmap for Semiconductors
– volume: 14
  start-page: 1796
  year: 1996
  ident: BIB4
  publication-title: J. Vac. Sci. Technol. B
  contributor:
    fullname: Vallier
– volume: 20
  year: 2002
  ident: BIB3
  publication-title: J. Vac. Sci. Technol. B
  contributor:
    fullname: Joubert
– year: 1998
  ident: BIB6
  contributor:
    fullname: Gottscho
– volume: 17
  start-page: 911
  year: 1991
  ident: BIB7
  publication-title: Surf. Interf. Anal.
  contributor:
    fullname: Penn
– volume: 19
  start-page: 871
  year: 2001
  ident: 10.1016/S0167-9317(03)00321-6_BIB2
  publication-title: J. Vac. Sci. Technol. A
  doi: 10.1116/1.1367262
  contributor:
    fullname: Xu
– start-page: 849
  year: 2001
  ident: 10.1016/S0167-9317(03)00321-6_BIB5
  contributor:
    fullname: Foucher
– year: 1998
  ident: 10.1016/S0167-9317(03)00321-6_BIB6
  contributor:
    fullname: Vahedi
– year: 2001
  ident: 10.1016/S0167-9317(03)00321-6_BIB1
– volume: 14
  start-page: 1796
  year: 1996
  ident: 10.1016/S0167-9317(03)00321-6_BIB4
  publication-title: J. Vac. Sci. Technol. B
  doi: 10.1116/1.588559
  contributor:
    fullname: Bell
– volume: 20
  issue: Sept/Oct
  year: 2002
  ident: 10.1016/S0167-9317(03)00321-6_BIB3
  publication-title: J. Vac. Sci. Technol. B
  contributor:
    fullname: Foucher
– volume: 17
  start-page: 911
  year: 1991
  ident: 10.1016/S0167-9317(03)00321-6_BIB7
  publication-title: Surf. Interf. Anal.
  doi: 10.1002/sia.740171304
  contributor:
    fullname: Tanuma
SSID ssj0016408
Score 1.7233368
Snippet We address some of the plasma issues encountered for ultimate silicon gate patterning that should be fixed in order to establish the long term viability of...
SourceID hal
proquest
crossref
elsevier
SourceType Open Access Repository
Aggregation Database
Publisher
StartPage 350
SubjectTerms CMOS scaling
Critical dimension control
Gate patterning
Plasma etching
Title Nanometer scale linewidth control during etching of polysilicon gates in high-density plasmas
URI https://dx.doi.org/10.1016/S0167-9317(03)00321-6
https://search.proquest.com/docview/27902253
https://hal.science/hal-00477209
Volume 69
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwnV1LS8QwEA66XvQgPnF9BvGgh7htk2bb47Io6wMvKniRkKYJLmi7uFXx4m93Ju36AhE8FYY2DTOTebRfvhCyp52zwoiYmSBLmJBOM210yHhmpE65kNDNIdriQg6uxelNfDNF-pO9MAirbGJ_HdN9tG4knUabndFw2LlEAH0K6Q_cNOBRiLTbAtIf-PTh2wfMA7oBfyqd5_fGuz938dQjeOF-wA_8IEz-lp-m7xAo-SNe-yR0vEDmm-qR9uoJLpIpWyyRuS-cgsvkFuJl-YAgFzoG_VuKdeTLMK_uaANLp_XWRIoGw2vp6KhEZpJ78IqC4ne1MR0WFJmMWY4A9-qVjqDKftDjFXJ9fHTVH7DmDAVmeDeqmLBOOmlTC32BTXUm8JDPNAqN0DGPdG4Tm2ioIqSOokRqmedgoMBBF-ayBMo9vkpaRVnYNUKlMDZ0ED2tC4TJjE6DOLNhnohcw9IO2-Rwojk1qqky1BcMmewqVLUKuPKqVrJNkol-1TebKwjnfz26C_b4eA1yZA965wplyH_ZjYL0GSa0MzGXgkWDf0J0YcunsYq6KdQuMV___ww2yKzH9Xm42SZpVY9Pdgvqkyrb9g64TWZ6J2eDi3duk-CV
link.rule.ids 230,315,783,787,888,4509,24128,27936,27937,45597,45691
linkProvider Elsevier
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwnV1LS8QwEA4-DupBfOLbIB70ELdt0mx7FFFWXb2o4EVCmibsgraLWxUv_nZn0q4vEMFTIbRpmJl8-ab9MiFkVztnhRExM0GWMCGdZtrokPHMSJ1yISGbQ7XFpezciLPb-HaMHI32wqCsssH-GtM9WjctrcaarUG_37pCAX0Kyx-EacCjUI6TSYH8GIL64O1D5wHpgD-Wzhf4xts_t_HUXfjGvYDv-16Y_G2BGu-hUvIHYPtV6GSOzDb0kR7WI5wnY7ZYIDNfigoukjsAzPIBVS50CA6wFInkSz-verTRpdN6byJFj-G1dHRQYmmSewiLguKHtSHtFxRLGbMcFe7VKx0AzX7QwyVyc3J8fdRhzSEKzPB2VDFhnXTSphYSA5vqTOApn2kUGqFjHuncJjbRQCOkjqJEapnn4KHAQRrmsgT4Hl8mE0VZ2BVCpTA2dACf1gXCZEanQZzZME9ErmFuh6vkYGQ5NahrZagvIjLZVmhqFXDlTa3kKklG9lXfnK4Az_96dAf88fEaLJLdOewqbMMCmO0oSJ9hQNsjdymYNfgrRBe2fBqqqJ0CeYn52v9HsE2mOtcXXdU9vTxfJ9Ne5Oe1Zxtkonp8sptAVqpsywfjO8ix4i4
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Nanometer+scale+linewidth+control+during+etching+of+polysilicon+gates+in+high-density+plasmas&rft.jtitle=Microelectronic+engineering&rft.au=Joubert%2C+O&rft.au=Pargon%2C+E&rft.au=Foucher%2C+J&rft.au=Detter%2C+X&rft.date=2003-09-01&rft.pub=Elsevier+B.V&rft.issn=0167-9317&rft.eissn=1873-5568&rft.volume=69&rft.issue=2&rft.spage=350&rft.epage=357&rft_id=info:doi/10.1016%2FS0167-9317%2803%2900321-6&rft.externalDocID=S0167931703003216
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0167-9317&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0167-9317&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0167-9317&client=summon