A 160-GHz Frequency-Translation Phase-Locked Loop With RSSI Assisted Frequency Acquisition

A 160-GHz frequency-translation PLL with tuning range from 156.4 GHz to 159.2 GHz is presented. Sub-THz 1/9 prescaler is replaced by a 3rd harmonic mixer incorporating a frequency tripler for frequency down conversion. A transformer-based VCO is utilized to alleviate capacitive and resistive load as...

Full description

Saved in:
Bibliographic Details
Published inIEEE transactions on circuits and systems. I, Regular papers Vol. 61; no. 6; pp. 1648 - 1655
Main Authors Chen, Wei-Zen, Lu, Tai-You, Wang, Yan-Ting, Jian, Jhong-Ting, Yang, Yi-Hung, Chang, Kai-Ting
Format Journal Article
LanguageEnglish
Published New York IEEE 01.06.2014
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects
Acquisitions
Automation
Chips
Harmonic analysis
Harmonic mixer
Harmonics
Locking
Marketing
Mixers
Noise
Phase locked loops
PLL
RSSI
tripler
Tuning
Voltage-controlled oscillators
Online AccessGet full text

Cover

More Information
Summary:A 160-GHz frequency-translation PLL with tuning range from 156.4 GHz to 159.2 GHz is presented. Sub-THz 1/9 prescaler is replaced by a 3rd harmonic mixer incorporating a frequency tripler for frequency down conversion. A transformer-based VCO is utilized to alleviate capacitive and resistive load associated with varactor and succeeding buffer stages. Frequency acquisition is assisted by received signal strength indicator (RSSI) for automatic frequency sweeping and fast locking. Fabricated in 65 nm CMOS technology, the chip size is 0.92 mm 2 . The PLL locking time is less than 3 μs. This chip drains 24 mW from a 1.2 V power supply.
Bibliography:ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 23
ISSN:1549-8328
1558-0806
DOI:10.1109/TCSI.2013.2295016