A multi-channel integrated circuit for use in low- and intermediate-energy nuclear physics—HINP16C

The design, simulations, and tests of a 16-channel chip for solid-state detectors are presented. The chip produces sparsified pulse trains for both linear (pulse height) and timing (relative to an external reference) and allows the use of one of two internal charge sensitive amplifiers or an externa...

Full description

Saved in:
Bibliographic Details
Published inNuclear instruments & methods in physics research. Section A, Accelerators, spectrometers, detectors and associated equipment Vol. 573; no. 3; pp. 418 - 426
Main Authors Engel, George L., Sadasivam, Muthukumar, Nethi, Mythreyi, Elson, Jon M., Sobotka, Lee G., Charity, Robert J.
Format Journal Article
LanguageEnglish
Published Elsevier B.V 11.04.2007
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:The design, simulations, and tests of a 16-channel chip for solid-state detectors are presented. The chip produces sparsified pulse trains for both linear (pulse height) and timing (relative to an external reference) and allows the use of one of two internal charge sensitive amplifiers or an external amplifier. A shaper and peak detector are implemented in the linear branch and a pseudo-constant fraction discriminator and time-to-voltage converter are implemented in the logic/timing branch. The internal plus external gain options and the preparation of both pulse height and timing pulse trains suitable for pipeline ADCs, makes the chip suitable for a wide variety of applications. The chip was fabricated in the AMI 0.5 μm n-well (C5N) process available through MOS implementation services (MOSIS).
ISSN:0168-9002
1872-9576
DOI:10.1016/j.nima.2006.12.052