Impact of Band-Engineering to Performance of High-k Multilayer Based Charge Trapping Memory
Impact of band-engineering to the performance of charge trapping memory with HfO2/Ta2O5/HfO2 (HTH) as the charge trapping layer is investigated. Compared with devices with the same total HfO2 thickness, structures with Ta2O5 closer to substrates show larger program/erase window, because the 2nd HfO2...
Saved in:
Published in | Chinese physics letters Vol. 32; no. 8; pp. 189 - 192 |
---|---|
Main Author | |
Format | Journal Article |
Language | English |
Published |
01.08.2015
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | Impact of band-engineering to the performance of charge trapping memory with HfO2/Ta2O5/HfO2 (HTH) as the charge trapping layer is investigated. Compared with devices with the same total HfO2 thickness, structures with Ta2O5 closer to substrates show larger program/erase window, because the 2nd HfO2 (next to blocking oxide) serving as part of blocking oxide reduces the current tunneling out of/in the charge trapping layer during program and erase. Moreover, trapped charge centroid is modulated and contributed more to the fiat-band voltage shift. Further experiments prove that devices with a thicker 2nd HfO2 layer exhibit larger saturate fiat-band shift in both program and erase operation. The optimized device achieves a 7 V memory window and good reliability characteristics. |
---|---|
Bibliography: | Impact of band-engineering to the performance of charge trapping memory with HfO2/Ta2O5/HfO2 (HTH) as the charge trapping layer is investigated. Compared with devices with the same total HfO2 thickness, structures with Ta2O5 closer to substrates show larger program/erase window, because the 2nd HfO2 (next to blocking oxide) serving as part of blocking oxide reduces the current tunneling out of/in the charge trapping layer during program and erase. Moreover, trapped charge centroid is modulated and contributed more to the fiat-band voltage shift. Further experiments prove that devices with a thicker 2nd HfO2 layer exhibit larger saturate fiat-band shift in both program and erase operation. The optimized device achieves a 7 V memory window and good reliability characteristics. 11-1959/O4 LIU Li-Fang, PAN Li-Yang, ZHANG Zhi-Gang, XU Jun( 1 1 Institute of Microelectronics, Tsinghua University, Beijing 100084 2 Graduate School at Shenzhen, Tsinghua University, Shenzhen 518055 ) ObjectType-Article-1 SourceType-Scholarly Journals-1 ObjectType-Feature-2 content type line 23 |
ISSN: | 0256-307X 1741-3540 |
DOI: | 10.1088/0256-307X/32/8/088501 |