Temperature sensitivity analysis of inner-gate engineered JL-SiNT-FET: An Analog/RF prospective

•The temperature sensitivity on analog/RF FOMs of JL-SiNT-FET has been checked.•The temperature drop improves the analog/RF FOMs of all the configurations of JL-SiNT-FET by substantial amount.•ΔF = FT=100 - FT=400, where F is the analog/RF FOMs is almost same in all the configurations.•The D-JL-SiNT...

Full description

Saved in:
Bibliographic Details
Published inCryogenics (Guildford) Vol. 108; pp. 103087 - 6
Main Authors Tayal, Shubham, Mittal, Vikas, Jadav, Sunil, Gupta, Shikhar, Nandi, Ashutosh, Krishan, Bal
Format Journal Article
LanguageEnglish
Published Amsterdam Elsevier Ltd 01.06.2020
Elsevier BV
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:•The temperature sensitivity on analog/RF FOMs of JL-SiNT-FET has been checked.•The temperature drop improves the analog/RF FOMs of all the configurations of JL-SiNT-FET by substantial amount.•ΔF = FT=100 - FT=400, where F is the analog/RF FOMs is almost same in all the configurations.•The D-JL-SiNT-FET configuration is best among all three configurations at all temperatures. This paper explores the temperature sensitivity of Inner-gate engineered junctionless silicon nanotube FET (JL-SiNT-FET) on analog/RF performance. It is found that the reduction in the operating temperature from 400 K to 100 K improves the various analog/RF figure of merits (FOMs) of all the three configurations (DS-JL-SiNT-FET, D-JL-SiNT-FET, and S-JL-SiNT-FET) of JL-SiNT-FET by considerable expanse. The improvement in intrinsic dc gain (AV) is found to be ~1.8 dB, 2.2 dB, and 1.6 dB respectively for DS-JL-SiNT-FET, D-JL-SiNT-FET, and S-JL-SiNT-FET when the working temperature is reduced from 400 K to 100 K. Additionally, the improvement in cut-off frequency (fT), maximum oscillation frequency (fMAX), and gain-frequency product (GFP) caused by temperature variation are correspondingly significant in all the three configurations of JLSiNT-FET. It is also observed that the improvement (ΔF = FT=100 - FT=400, where F is the analog/RF FOM) caused by the reduction in temperature is almost similar in all the configurations.
ISSN:0011-2275
1879-2235
DOI:10.1016/j.cryogenics.2020.103087