Self-assembled triangular waveguide slot array for system-on-chip applications
New microelectronic fabrication techniques enable the creation of high-performance on-chip antennas by using new or modified antenna designs. A system's performance is normally improved by a high antenna gain which requires an electrically large aperture typically supporting an array. Consequen...
Saved in:
Published in | IET microwaves, antennas & propagation Vol. 11; no. 14; pp. 2035 - 2042 |
---|---|
Main Authors | , , |
Format | Journal Article |
Language | English |
Published |
The Institution of Engineering and Technology
19.11.2017
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | New microelectronic fabrication techniques enable the creation of high-performance on-chip antennas by using new or modified antenna designs. A system's performance is normally improved by a high antenna gain which requires an electrically large aperture typically supporting an array. Consequently, array design is of particular interest for high-performance on-chip systems. The feed for an array is a challenge because it must be low loss while extending over the large aperture. A solution is the waveguide slot array which integrates antenna elements with a low-loss feeding structure. This study presents a new slot array structure which is motivated by advanced microelectronic fabrication. It comprises a triangular waveguide as the array feed, and slots for the elements. This allows fabrication by a self-assembly technique which lithographically controls the shape of a three-dimensional structure. This process is complementary metal–oxide–semiconductor compatible, enabling radio and radar system-on-chip solutions. For production, the low mass of the structure makes it inherently robust, although hermetic packaging with a radio window akin to UV-erasable eproms would be required (not included here). The design concept is demonstrated with a physical prototype operating at a low frequency. The fabrication concept is demonstrated by a physical on-chip prototype, and its performance is assessed by simulation. |
---|---|
ISSN: | 1751-8725 1751-8733 1751-8733 |
DOI: | 10.1049/iet-map.2017.0168 |