Zapping thin film transistors

It was expected that hydrogenated amorphous silicon thin film transistors (α-Si:H TFTs) behave similarly to crystalline silicon transistors under electrostatic discharge (ESD) stress. It will be disproved in this paper. This knowledge is necessary in the design of the transistors used in a ESD prote...

Full description

Saved in:
Bibliographic Details
Published inMicroelectronics and reliability Vol. 42; no. 4; pp. 747 - 765
Main Authors Tošić Golo, N., Kuper, F.G., Mouthaan, T.
Format Journal Article
LanguageEnglish
Published Elsevier Ltd 2002
Online AccessGet full text

Cover

More Information
Summary:It was expected that hydrogenated amorphous silicon thin film transistors (α-Si:H TFTs) behave similarly to crystalline silicon transistors under electrostatic discharge (ESD) stress. It will be disproved in this paper. This knowledge is necessary in the design of the transistors used in a ESD protection circuit. The goal of this paper was to identify and to model failure under ESD zap. The drain of grounded gate TFTs has been stressed applying repeated square voltage pulses of different duration (100 ns to 10 s). The evolution and the mechanisms of the pre-breakdown degradation will be presented and discussed. Finally, the temperature distribution across an α-Si:H TFT under applied stress will be simulated by means of coupled electro-thermal simulations.
Bibliography:ObjectType-Article-2
SourceType-Scholarly Journals-1
ObjectType-Feature-1
content type line 23
ISSN:0026-2714
1872-941X
DOI:10.1016/S0026-2714(02)00041-0