A speedup method of a high-speed direct-coupled Josephson logic gate

The switching mechanism of a direct-coupled Josephson logic gate, a four-junction logic gate, has been investigated. It was found that a high-speed input signal current is wasted in an input-output separation resistance (R/sub i/). A speedup method has been developed in which an inductance is connec...

Full description

Saved in:
Bibliographic Details
Published inIEEE transactions on applied superconductivity Vol. 3; no. 1; pp. 2679 - 2682
Main Authors Aoyagi, M., Nakagawa, H., Kurosawa, I., Akoh, H., Takada, S.
Format Journal Article Conference Proceeding
LanguageEnglish
Published New York, NY IEEE 01.03.1993
Institute of Electrical and Electronics Engineers
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:The switching mechanism of a direct-coupled Josephson logic gate, a four-junction logic gate, has been investigated. It was found that a high-speed input signal current is wasted in an input-output separation resistance (R/sub i/). A speedup method has been developed in which an inductance is connected to (R/sub i/) in series. The value of the inductance was found to be five times larger than the effective inductance of the input junction. A speedup of 40% in the gate switching was demonstrated by a logic delay experiment using submicron NbN-MgO-NbN junction technology. The minimum logic delay of 3.0 ps/gate was obtained with fan-out 1.< >
Bibliography:SourceType-Scholarly Journals-2
ObjectType-Feature-2
ObjectType-Conference Paper-1
content type line 23
SourceType-Conference Papers & Proceedings-1
ObjectType-Article-3
ObjectType-Article-2
SourceType-Scholarly Journals-1
ObjectType-Feature-1
ISSN:1051-8223
1558-2515
DOI:10.1109/77.233978