Future system-on-silicon LSI chips
The development of system-on-silicon large-scale integration (LSI) devices has significantly influenced the demand for higher wiring connectivity within LSI chips. Currently, increasing the number of metal layers in a multilevel metallization as the device size decreases increases wiring connectivit...
Saved in:
Published in | IEEE MICRO Vol. 18; no. 4; pp. 17 - 22 |
---|---|
Main Authors | , , , , , |
Format | Journal Article |
Language | English |
Published |
Los Alamitos
IEEE
01.07.1998
The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | The development of system-on-silicon large-scale integration (LSI) devices has significantly influenced the demand for higher wiring connectivity within LSI chips. Currently, increasing the number of metal layers in a multilevel metallization as the device size decreases increases wiring connectivity. In the future, however, designers will have difficulty catching up with the rising demand for higher wiring connectivity by merely increasing the number of metal layers. We propose a new three-dimensional integration technology to overcome future wiring connectivity crises. In our solution, several vertically stacked chip layers in 3D LSI chips or 3D multichip modules (MCMs) are fabricated using our new integration technology. More than 10/sup 5/ interconnections per chip form in a vertical direction in these 3D LSI chips or 3D MCMs. Consequently, we can dramatically increase wiring connectivity while reducing the number of long interconnections. |
---|---|
AbstractList | A new three-dimensional (3D) integration technology is proposed to overcome future wiring connectivity crises. In this new technology, several vertically stacked chip layers in 3D large-scale integration (LSI) chips or 3D multichip modules (MCMs) are fabricated. Use of this technology can dramatically increase wiring connectivity while reducing the number of long interconnections. The development of system-on-silicon large-scale integration (LSI) devices has significantly influenced the demand for higher wiring connectivity within LSI chips. Currently, increasing the number of metal layers in a multilevel metallization as the device size decreases increases wiring connectivity. In the future, however, designers will have difficulty catching up with the rising demand for higher wiring connectivity by merely increasing the number of metal layers. We propose a new three-dimensional integration technology to overcome future wiring connectivity crises. In our solution, several vertically stacked chip layers in 3D LSI chips or 3D multichip modules (MCMs) are fabricated using our new integration technology. More than 10/sup 5/ interconnections per chip form in a vertical direction in these 3D LSI chips or 3D MCMs. Consequently, we can dramatically increase wiring connectivity while reducing the number of long interconnections. The development of system-on-silicon large-scale integration (LSI) devices has significantly influenced the demand for higher wiring connectivity within LSI chips. Currently, increasing the number of metal layers in a multilevel metallization as the device size decreases increases wiring connectivity. In the future, however, designers will have difficulty catching up with the rising demand for higher wiring connectivity by merely increasing the number of metal layers. We propose a new three-dimensional integration technology to overcome future wiring connectivity crises. In our solution, several vertically stacked chip layers in 3D LSI chips or 3D multichip modules (MCMs) are fabricated using our new integration technology. More than 10(5) interconnections per chip form in a vertical direction in these 3D LSI chips or 3D MCMs. Consequently, we can dramatically increase wiring connectivity while reducing the number of long interconnections By vertically stacking and gluing several large-scale integration wafers together, Koyanagi et al have created a new 3D-integration technology that also furthers chip-on-chip packaging technology. |
Author | Koyanagi, M. Kurino, H. Kang Wook Lee Itani, H. Sakuma, K. Miyakawa, N. |
Author_xml | – sequence: 1 givenname: M. surname: Koyanagi fullname: Koyanagi, M. organization: Tohoku Univ., Sendai, Japan – sequence: 2 givenname: H. surname: Kurino fullname: Kurino, H. – sequence: 3 surname: Kang Wook Lee fullname: Kang Wook Lee – sequence: 4 givenname: K. surname: Sakuma fullname: Sakuma, K. – sequence: 5 givenname: N. surname: Miyakawa fullname: Miyakawa, N. – sequence: 6 givenname: H. surname: Itani fullname: Itani, H. |
BookMark | eNqN0D1PwzAQBmALFYm2MLAyVR2QGFzOXzl7RFULlSoxALOV2o5IlcYlTob-e4JSMTAx3XCPXt29EzKqYx0IuWWwYAzMo4QFMtAZXpAxMwKpZFKMyBg4cspQ8CsySWkPAIqDHpP5umu7JszSKbXhQGNNU1mVLtaz7dtm5j7LY7oml0VepXBznlPysV69L1_o9vV5s3zaUieEaqlUWBgfdiiFd7kMziAEzJTxjkvBnPM-R-NR92eC00p7kG6nJXOCFwWgmJL7IffYxK8upNYeyuRCVeV1iF2yXKNkmfwHRCUEKNnD-R-4j11T909YZjKBXCneo4cBuSam1ITCHpvykDcny8D-dGol2KHT3t4Ntgwh_Lrz8hvgRnAO |
CODEN | IEMIDZ |
CitedBy_id | crossref_primary_10_5571_synth_9_1_1 crossref_primary_10_1063_1_4896829 crossref_primary_10_7567_JJAP_52_030001 crossref_primary_10_1016_j_mee_2012_10_025 crossref_primary_10_1109_TCPMT_2018_2871764 crossref_primary_10_5104_jiep_22_444 crossref_primary_10_3390_nano12213893 crossref_primary_10_1143_JJAP_49_04DB01 crossref_primary_10_1016_j_sse_2011_10_025 crossref_primary_10_1143_JJAP_49_04DB02 crossref_primary_10_1016_j_electacta_2013_03_106 crossref_primary_10_1016_j_mejo_2015_10_004 crossref_primary_10_1109_TED_2012_2212709 crossref_primary_10_1002_tee_20415 crossref_primary_10_1109_LED_2013_2265336 crossref_primary_10_7567_JJAP_57_07MB01 crossref_primary_10_1143_JJAP_43_2264 crossref_primary_10_1007_s11664_015_3925_z crossref_primary_10_1143_JJAP_48_04C113 crossref_primary_10_1109_TCPMT_2015_2495166 crossref_primary_10_1587_transele_E97_C_227 crossref_primary_10_7567_JJAP_55_090305 crossref_primary_10_2320_matertrans_MF201313 crossref_primary_10_1109_LED_2010_2087004 crossref_primary_10_1016_j_mee_2016_10_014 crossref_primary_10_1109_TED_2011_2163720 crossref_primary_10_1016_j_vlsi_2007_11_002 crossref_primary_10_5104_jiep_26_326 crossref_primary_10_1541_ieejsmas_131_19 crossref_primary_10_1109_JSSC_2010_2040310 crossref_primary_10_1063_5_0146215 crossref_primary_10_1109_MDAT_2016_2544837 crossref_primary_10_1109_TADVP_2009_2027420 crossref_primary_10_7567_JJAP_55_06JC03 crossref_primary_10_1109_JPROC_2008_2007473 crossref_primary_10_1109_TEPM_2010_2048917 crossref_primary_10_2528_PIERM15021404 crossref_primary_10_1016_j_mee_2008_06_004 crossref_primary_10_1088_0268_1242_26_2_025007 crossref_primary_10_1016_j_apsusc_2023_157981 crossref_primary_10_1149_2_0361414jes crossref_primary_10_7567_1347_4065_ab4f3c crossref_primary_10_6117_kmeps_2015_22_2_011 crossref_primary_10_7567_JJAP_52_068004 crossref_primary_10_1109_TED_2006_884079 crossref_primary_10_1143_JJAP_40_3032 crossref_primary_10_1143_JJAP_49_06GN12 crossref_primary_10_5781_KWJS_2011_29_3_257 crossref_primary_10_1587_elex_12_20152001 crossref_primary_10_7567_1347_4065_aaec15 crossref_primary_10_1088_0957_4484_21_43_435705 crossref_primary_10_1557_PROC_0970_Y05_01 crossref_primary_10_1557_PROC_1249_F09_04 crossref_primary_10_1109_TDMR_2013_2258022 crossref_primary_10_1115_1_4040794 crossref_primary_10_1088_0960_1317_21_3_035024 crossref_primary_10_1109_JPROC_2008_2007463 crossref_primary_10_1116_1_2210003 crossref_primary_10_1109_JPROC_2008_2007462 crossref_primary_10_3390_mi7100184 crossref_primary_10_1016_j_mssp_2018_04_008 crossref_primary_10_4139_sfj_62_642 crossref_primary_10_5104_jiep_12_623 crossref_primary_10_1109_TCPMT_2019_2908421 crossref_primary_10_5571_syntheng_9_1_1 crossref_primary_10_1299_jsmemag_110_1066_686 crossref_primary_10_1380_vss_62_666 crossref_primary_10_1016_j_jmapro_2020_08_050 crossref_primary_10_1049_iet_cdt_2009_0126 crossref_primary_10_5104_jiep_16_136 crossref_primary_10_1016_j_mee_2019_111150 crossref_primary_10_7567_JJAP_54_030206 crossref_primary_10_7567_JJAP_55_04EC05 crossref_primary_10_1109_JMEMS_2010_2082497 crossref_primary_10_1109_TED_2015_2493238 crossref_primary_10_5104_jiep_26_538 crossref_primary_10_5781_KWJS_2011_29_3_275 crossref_primary_10_5104_jiep_14_372 crossref_primary_10_1063_1_3328098 crossref_primary_10_5104_jiep_22_374 crossref_primary_10_1109_TCSII_2006_885073 crossref_primary_10_1557_PROC_0970_Y03_03 crossref_primary_10_1049_iet_cdt_2013_0029 crossref_primary_10_1016_j_mee_2016_01_034 crossref_primary_10_1088_1748_0221_4_03_P03009 crossref_primary_10_3390_mi12060599 crossref_primary_10_1109_TCPMT_2021_3073403 crossref_primary_10_1109_TCPMT_2013_2252955 crossref_primary_10_1063_1_4812481 crossref_primary_10_1587_nolta_12_309 crossref_primary_10_1109_TEPM_2007_899117 crossref_primary_10_4028_www_scientific_net_AMM_229_231_434 crossref_primary_10_5104_jiep_22_501 crossref_primary_10_1049_mnl_2016_0242 crossref_primary_10_1109_LED_2011_2141109 crossref_primary_10_1149_1_3597317 crossref_primary_10_1109_TED_2010_2099870 crossref_primary_10_7567_1347_4065_ab0ff5 crossref_primary_10_1109_TCPMT_2010_2101450 crossref_primary_10_1109_TCPMT_2014_2311094 crossref_primary_10_5104_jiep_25_700 crossref_primary_10_5104_jiepeng_6_78 crossref_primary_10_1109_LED_2012_2202631 crossref_primary_10_1109_TCPMT_2013_2240566 crossref_primary_10_1109_TED_2013_2280273 crossref_primary_10_7567_JJAP_52_04CB10 crossref_primary_10_1016_j_apsusc_2015_06_195 crossref_primary_10_1143_APEX_4_016501 crossref_primary_10_1007_s11664_012_2117_3 crossref_primary_10_1115_1_4006515 crossref_primary_10_1109_TED_2013_2294831 crossref_primary_10_7567_JJAP_52_04CB09 crossref_primary_10_1109_TED_2013_2295244 crossref_primary_10_1145_1412587_1412593 crossref_primary_10_7791_jspmee_1_120 crossref_primary_10_1109_TVLSI_2005_848814 crossref_primary_10_1557_PROC_1112_E02_07 crossref_primary_10_7567_JJAP_52_04CB02 crossref_primary_10_1109_TCPMT_2011_2160266 |
Cites_doi | 10.1177/1045389X9600700316 10.1109/ICISS.1997.630262 10.1109/ASPDAC.1998.669491 |
ContentType | Journal Article |
Copyright | Copyright Institute of Electrical and Electronics Engineers, Inc. (IEEE) Jul 1998 |
Copyright_xml | – notice: Copyright Institute of Electrical and Electronics Engineers, Inc. (IEEE) Jul 1998 |
DBID | RIA RIE AAYXX CITATION 7SC 7SP 8FD JQ2 L7M L~C L~D |
DOI | 10.1109/40.710867 |
DatabaseName | IEEE All-Society Periodicals Package (ASPP) 1998-Present IEEE Xplore Digital Library CrossRef Computer and Information Systems Abstracts Electronics & Communications Abstracts Technology Research Database ProQuest Computer Science Collection Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Academic Computer and Information Systems Abstracts Professional |
DatabaseTitle | CrossRef Technology Research Database Computer and Information Systems Abstracts – Academic Electronics & Communications Abstracts ProQuest Computer Science Collection Computer and Information Systems Abstracts Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Professional |
DatabaseTitleList | Computer and Information Systems Abstracts Technology Research Database Technology Research Database |
Database_xml | – sequence: 1 dbid: RIE name: IEEE Xplore Digital Library url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/ sourceTypes: Publisher |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Computer Science |
EISSN | 1937-4143 |
EndPage | 22 |
ExternalDocumentID | 35827414 10_1109_40_710867 710867 |
Genre | Feature |
GroupedDBID | -DZ -~X .DC 0R~ 29I 3EH 4.4 5GY 5VS 6IK 97E AAJGR AASAJ AAYOK ABQJQ ABVLG ACGFO ACGFS ACGOD ACIWK ACNCT AENEX AETEA AETIX AI. AIBXA AKJIK ALLEH ALMA_UNASSIGNED_HOLDINGS ASUFR ATWAV AZLTO BEFXN BFFAM BGNUA BKEBE BKOMP BPEOZ C1A CS3 DU5 EBS EJD HZ~ H~9 IBMZZ ICLAB IEDLZ IFIPE IFJZH IPLJI JAVBF LAI M43 MS~ O9- OCL OHT P2P PQQKQ RIA RIC RIE RIG RNI RNS RZB TAE TN5 TWZ VH1 XFK YZZ ZCG AAYXX CITATION 7SC 7SP 8FD JQ2 L7M L~C L~D |
ID | FETCH-LOGICAL-c335t-457f9deb743dca4ec970e7659dc2431ccdda79d781090c858d04cb841c32ff073 |
IEDL.DBID | RIE |
ISSN | 0272-1732 |
IngestDate | Fri Aug 16 07:24:43 EDT 2024 Sat Aug 17 03:52:21 EDT 2024 Tue Sep 24 20:51:51 EDT 2024 Thu Sep 26 19:48:56 EDT 2024 Wed Jun 26 19:29:03 EDT 2024 |
IsPeerReviewed | true |
IsScholarly | true |
Issue | 4 |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-LOGICAL-c335t-457f9deb743dca4ec970e7659dc2431ccdda79d781090c858d04cb841c32ff073 |
Notes | ObjectType-Article-2 SourceType-Scholarly Journals-1 ObjectType-Feature-1 content type line 23 |
PQID | 196372552 |
PQPubID | 23500 |
PageCount | 6 |
ParticipantIDs | crossref_primary_10_1109_40_710867 proquest_miscellaneous_27533054 ieee_primary_710867 proquest_miscellaneous_28741647 proquest_journals_196372552 |
PublicationCentury | 1900 |
PublicationDate | 1998-07-01 |
PublicationDateYYYYMMDD | 1998-07-01 |
PublicationDate_xml | – month: 07 year: 1998 text: 1998-07-01 day: 01 |
PublicationDecade | 1990 |
PublicationPlace | Los Alamitos |
PublicationPlace_xml | – name: Los Alamitos |
PublicationTitle | IEEE MICRO |
PublicationTitleAbbrev | MM |
PublicationYear | 1998 |
Publisher | IEEE The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
Publisher_xml | – name: IEEE – name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
References | matumoto (bibm40171) 1995 bibm40173 matumoto (bibm40172) 1997 koyanagi (bibm40174) 1998 bibm40175 bibm40176 |
References_xml | – ident: bibm40175 doi: 10.1177/1045389X9600700316 – ident: bibm40173 doi: 10.1109/ICISS.1997.630262 – ident: bibm40176 doi: 10.1109/ASPDAC.1998.669491 – start-page: 1073 year: 1995 ident: bibm40171 article-title: three-dimensional integration technology based on wafer-bonding techniques using microbumps publication-title: Proc Int l Conf Solid-State Devices and Materials contributor: fullname: matumoto – start-page: 98 year: 1998 ident: bibm40174 article-title: new three-dimensional integration technology for future system-on-silicon lsis publication-title: Proc IEEE Int l Workshop Chip-Package Design contributor: fullname: koyanagi – start-page: 460 year: 1997 ident: bibm40172 article-title: new three-dimensional wafer bonding technique using adhesive injection method publication-title: Proc Int l Conf Solid-State Devices and Materials contributor: fullname: matumoto |
SSID | ssj0005208 |
Score | 2.0776293 |
Snippet | The development of system-on-silicon large-scale integration (LSI) devices has significantly influenced the demand for higher wiring connectivity within LSI... By vertically stacking and gluing several large-scale integration wafers together, Koyanagi et al have created a new 3D-integration technology that also... A new three-dimensional (3D) integration technology is proposed to overcome future wiring connectivity crises. In this new technology, several vertically... |
SourceID | proquest crossref ieee |
SourceType | Aggregation Database Publisher |
StartPage | 17 |
SubjectTerms | Circuit testing Image sensors Integrated circuit interconnections Integration Large scale integration Latches Pipelines Random access memory Real time systems Semiconductors Sensor arrays Signal processing Technology |
Title | Future system-on-silicon LSI chips |
URI | https://ieeexplore.ieee.org/document/710867 https://www.proquest.com/docview/196372552/abstract/ https://search.proquest.com/docview/27533054 https://search.proquest.com/docview/28741647 |
Volume | 18 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3NT4MwFG_cTl6cTo1zfpDFa1lpy1qOxrhMo150yW6EfsVFA4uwi3-9bYHFrxhvBEqAl_deX-nv93sAXMSGYyKNgYQoDmmkGMzsLAuVRDSbSCRY4vjO9w-T2ZzeLuJFo7PtuTBaaw8-06E79Hv5qpBr96tszFxbINYBHY5wTdX6jObwSRczDCNGcCMiFKFkTFFY3_hl6vG9VH4kYD-rTHs1Xbv0YoQOTPISrisRyvdvUo3_fOFdsNNUl8Fl7Q57YEvnfdBrOzcETSDvg9HUS4kEtY4zLHJYLl-tT-TB3eNNIJ-Xq_IAzKfXT1cz2HRLgJKQuII0ZiZRWtiSQMmMapkwpNkkTpTEtkqQUqnMGp5xB8WUPOYKUSk4jSTBxthIPwTdvMj1EQi4iqLMqEniaLNGk4xEQovECEEoy4wcgFFryHRVi2KkfjGBkpSitP7qAeg7g2wGtGeHrcXTJlrK1GUBZtc2eADON1etm7u9iyzXxbpMMXMw2Jj-MYK74pKy41-fOwTbNZvQAW1PQLd6W-tTW05U4sw70gcCHsg6 |
link.rule.ids | 315,786,790,802,27957,27958,55109 |
linkProvider | IEEE |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LT4NAEN5oPejFatVYq5Y0XpcCu7BwNMam1bYX26Q3wr5io4FG4OKvd3eBxleMNwJDgMm8lp3vGwBufBl6iEkJEeIhxC4nMFFZFnLm4CRgDiWRxjvP5sF4iR9W_qrm2TZYGCGEaT4Ttj40e_k8Y6X-VTYkeiwQ2QV7Ks07UQXW-tzPYcKuRzzoEuTVNEJKcIgdu7r1S_Ix01R-hGCTV0btCrCdGzpC3U7yYpcFtdn7N7LGf77yETis60vrtjKIY7Aj0g5oN7MbrNqVT8BgZMhErIrJGWYpzNevyipSa_o0sdjzepOfguXofnE3hvW8BMgQ8guIfSIjLqgqCjhLsGARcQQJ_IgzT9UJjHGeKNWTUDdjstAPuYMZDbHLkCel8vUz0EqzVJwDK-Sum0geRBo4KwVKkEsFjSSlCJNEsi4YNIqMNxUtRmyWE04UYyeuvroLOlohW4HmbK_ReFz7Sx7rOEDU6sbrgv72qjJ0vXuRpCIr89gjuhHWx39IhLq8xOTi1-f2wf54MZvG08n8sQcOKmyhbru9BK3irRRXqrgo6LUxqg-9f8uQ |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Future+system-on-silicon+LSI+chips&rft.jtitle=IEEE+MICRO&rft.au=Koyanagi%2C+Mitumasa&rft.au=Kurino%2C+Hiroyuki&rft.au=Lee%2C+Kang+Wook&rft.au=Sakuma%2C+Katsuyuki&rft.date=1998-07-01&rft.pub=The+Institute+of+Electrical+and+Electronics+Engineers%2C+Inc.+%28IEEE%29&rft.issn=0272-1732&rft.eissn=1937-4143&rft.volume=18&rft.issue=4&rft.spage=17&rft_id=info:doi/10.1109%2F40.710867&rft.externalDBID=NO_FULL_TEXT&rft.externalDocID=35827414 |
thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0272-1732&client=summon |
thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0272-1732&client=summon |
thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0272-1732&client=summon |