NANDFlashSim High-Fidelity, Microarchitecture-Aware NAND Flash Memory Simulation

• Published in: ACM transactions on storage Vol. 12; no. 2; pp. 1 - 32
• Main Authors: Jung, Myoungsoo, Choi, Wonil, Gao, Shuwen, Wilson III, Ellis Herbert, Donofrio, David, Shalf, John, Kandemir, Mahmut Taylan
• Format: Journal Article
• Language: English
• Published: United States Association for Computing Machinery (ACM) 01.02.2016
• Subjects: Architecture; Arenas; Buses (vehicles); Computer simulation; cycle-level simulation; Decisions; Devices; Flash memory (computers); Mathematical models; MATHEMATICS AND COMPUTING; NAND flash memory; non-volatile memory; performance evaluation; solid state disk
• ISSN: 1553-3077; 1553-3093
• DOI: 10.1145/2700310

As the popularity of NAND flash expands in arenas from embedded systems to high-performance computing, a high-fidelity understanding of its specific properties becomes increasingly important. Further, with the increasing trend toward multiple-die, multiple-plane architectures and high-speed interfaces, flash memory systems are expected to continue to scale and cheapen, resulting in their broader proliferation. However, when designing NAND-based devices, making decisions about the optimal system configuration is nontrivial, because flash is sensitive to a number of parameters and suffers from inherent latency variations, and no available tools suffice for studying these nuances. The parameters include the architectures, such as multidie and multiplane, diverse node technologies, bit densities, and cell reliabilities. Therefore, we introduce NANDFlashSim, a high-fidelity, latency-variation-aware, and highly configurable NAND-flash simulator, which implements a detailed timing model for 16 state-of-the-art NAND operations. Using NANDFlashSim, we notably discover the following. First, regardless of the operation, reads fail to leverage internal parallelism. Second, MLC provides lower I/O bus contention than SLC, but contention becomes a serious problem as the number of dies increases. Third, many-die architectures outperform many-plane architectures for disk-friendly workloads. Finally, employing a high-performance I/O bus or an increased page size does not enhance energy savings. Our simulator is available at http://nfs.camelab.org.