High-Speed Rail-to-Rail Class-AB Buffer Amplifier with Compact, Adaptive Biasing for FPD Applications

• Published in: Electronics (Basel) Vol. 9; no. 12; p. 2018
• Main Authors: An, Chang-Ho, Kong, Bai-Sun
• Format: Journal Article
• Language: English
• Published: Basel MDPI AG 01.12.2020
• Subjects: Adaptive control; Amplifiers; Buffers; Circuits; CMOS; Current sources; Digital music; Falling; Flat panel displays; High speed rail; Power consumption; Sensors; Settling; Slew rate; Technology assessment; Transistors
• ISSN: 2079-9292; 2079-9292
• DOI: 10.3390/electronics9122018

A high-slew-rate, low-power, CMOS, rail-to-rail buffer amplifier for large flat-panel-display (FPD) applications is proposed. The major circuit of the output buffer is a rail-to-rail, folded-cascode, class-AB amplifier which can control the tail current source using a compact, novel, adaptive biasing scheme. The proposed output buffer amplifier enhances the slew rate throughout the entire rail-to-rail input signal range. To obtain a high slew rate and low power consumption without increasing the static current, the tail current source of the adaptive biasing generates extra current during the transition time of the output buffer amplifier. A column driver IC incorporating the proposed buffer amplifier was fabricated in a 1.6-μm 18-V CMOS technology, whose evaluation results indicated that the static current was reduced by up to 39.2% when providing an identical settling time. The proposed amplifier also achieved up to 49.1% (90% falling) and 19.9 % (99.9% falling) improvements in terms of settling time for almost the same static current drawn and active area occupied.