Realization of flexible in-memory computing in a van der Waals ferroelectric heterostructure tri-gate transistor

Combining logical function and memory characteristics of transistors is an ideal strategy for enhancing computational efficiency of transistor devices. Here, we rationally design a tri-gate two-dimensional (2D) ferroelectric van der Waals heterostructures device based on copper indium thiophosphate...

Full description

Saved in:
Bibliographic Details
Published inNano research Vol. 17; no. 3; pp. 1886 - 1892
Main Authors Gao, Xinzhu, Chen, Quan, Qin, Qinggang, Li, Liang, Liu, Meizhuang, Hao, Derek, Li, Junjie, Li, Jingbo, Wang, Zhongchang, Chen, Zuxin
Format Journal Article
LanguageEnglish
Published Beijing Tsinghua University Press 01.03.2024
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:Combining logical function and memory characteristics of transistors is an ideal strategy for enhancing computational efficiency of transistor devices. Here, we rationally design a tri-gate two-dimensional (2D) ferroelectric van der Waals heterostructures device based on copper indium thiophosphate (CuInP 2 S 6 ) and few layers tungsten disulfide (WS 2 ), and demonstrate its multi-functional applications in multi-valued state of data, non-volatile storage, and logic operation. By co-regulating the input signals across the tri-gate, we show that the device can switch functions flexibly at a low supply voltage of 6 V, giving rise to an ultra-high current switching ratio of 10 7 and a low subthreshold swing of 53.9 mV/dec. These findings offer perspectives in designing smart 2D devices with excellent functions based on ferroelectric van der Waals heterostructures.
Bibliography:ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ISSN:1998-0124
1998-0000
DOI:10.1007/s12274-023-5964-8