HitGraph: High-throughput Graph Processing Framework on FPGA

• Published in: IEEE transactions on parallel and distributed systems Vol. 30; no. 10; pp. 2249 - 2264
• Main Authors: Zhou, Shijie, Kannan, Rajgopal, Prasanna, Viktor K., Seetharaman, Guna, Wu, Qing
• Format: Journal Article
• Language: English
• Published: New York IEEE 01.10.2019; The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
• Subjects: Acceleration; Algorithms; Design parameters; energy-efficient acceleration; Field programmable gate arrays; FPGA framework; graph processing; Masking; Mathematical analysis; Matrix algebra; Matrix methods; Memory management; Multiplication; Optimization; Program processors; Search engines; Shortest-path problems; Sparse matrices; Throughput
• ISSN: 1045-9219; 1558-2183
• DOI: 10.1109/TPDS.2019.2910068

This paper presents, HitGraph, an FPGA framework to accelerate graph processing based on the edge-centric paradigm. HitGraph takes in an edge-centric graph algorithm and hardware resource constraints, determines design parameters and then generates a Register Transfer Level (RTL) FPGA design. This makes accelerator design for various graph analytics transparent and user-friendly by masking internal details of the accelerator design process. HitGraph enables increased data reuse and parallelism through novel algorithmic optimizations, including (1) an optimized data layout that reduces non-sequential external memory accesses, (2) an efficient update merging and filtering scheme to reduce the data communication between the FPGA and external memory, and (3) a partition skipping scheme to reduce redundant edge traversals for non-stationary graph algorithms. Based on our design methodology, we accelerate Sparse Matrix Vector Multiplication (SpMV), PageRank (PR), Single Source Shortest Path (SSSP), and Weakly Connected Component (WCC). Experimental results show that HitGraph sustains a high throughput of 2076 Million Traversed Edges Per Second (MTEPS) for SpMV, 2225 MTEPS for PR, 2916 MTEPS for SSSP, and 3493 MTEPS for WCC, respectively. Compared with highly-optimized multi-core implementations, HitGraph achieves up to 37.9× speedup. Compared with state-of-the-art FPGA frameworks, HitGraph achieves up to 50.7× throughput improvement.