A New Single-Phase Five-Level Inverter Topology for Single and Multiple Switches Fault Tolerance

Reliability of power inverters is of dominant importance in various applications, including industrial, military, aerospace, and commercial applications. Therefore, developing fault tolerant (FT) power inverters is extremely needed from the viewpoints of system availability and avoiding harmful cons...

Full description

Saved in:
Bibliographic Details
Published inIEEE transactions on power electronics Vol. 33; no. 11; pp. 9198 - 9208
Main Authors Aly, Mokhtar, Ahmed, Emad M., Shoyama, Masahito
Format Journal Article
LanguageEnglish
Published New York IEEE 01.11.2018
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects
Aerospace industry
Circuit faults
Commercial spacecraft
Fault location
Fault tolerance
Fault tolerant (FT) topology
Insulated gate bipolar transistors
Inverters
Legged locomotion
Military applications
multilevel inverter
pulse width modulation (PWM)
Reliability
reliability and availability
Short circuits
Switches
Topology
Online AccessGet full text

Cover

More Information
Summary:Reliability of power inverters is of dominant importance in various applications, including industrial, military, aerospace, and commercial applications. Therefore, developing fault tolerant (FT) power inverters is extremely needed from the viewpoints of system availability and avoiding harmful consequences. Tolerating various types of faults, preserving full output ratings after the fault, and being cost-effective represent the main challenges for most of existing FT solutions. In this paper, a new FT single-phase five-level inverter topology is proposed. The proposed topology can effectively tolerate both of single or multiple switches faults whether they are of open- or short-circuit fault types. Moreover, the proposed topology does not deteriorate system efficiency in postfault operation compared to the previously developed FT solutions. Evaluation of the effectiveness and robustness of the proposed topology is verified in both of simulation and experimental environments. Different case studies are investigated in order to cover various types and locations of switches' faults. Moreover, comprehensive comparisons are provided to validate the superiority of the proposed topology over the previously addressed techniques.
ISSN:0885-8993
1941-0107
DOI:10.1109/TPEL.2018.2792146