5.6 ps Gate delay all refractory Josephson OR gate with modified variable threshold logic

The modified variable threshold logic (MVTL) OR gate has a wide operating margin of ±43% and occupies a small area of 45×65 µm 2 . We made this gate with all refractory material including Nb/Al-AlO x /Nb junctions and Mo resistors. A chain of 5-stage MVTL OR gate was fabricated. The junction diamete...

Full description

Saved in:
Bibliographic Details
Published inJapanese Journal of Applied Physics Vol. 24; no. 6; pp. L421 - L422
Main Authors KOTANI, S, FUJIMAKI, N, IMAMURA, T, HASUO, S, YAMAOKA, T
Format Journal Article
LanguageEnglish
Published Tokyo Japanese journal of applied physics 01.01.1985
Subjects
Applied sciences
Circuit properties
Digital circuits
Electric, optical and optoelectronic circuits
Electronic circuits
Electronics
Exact sciences and technology
Logic circuit
Aluminium Oxides
Josephson junction
Refractory material
OR circuit
Threshold logic
Niobium
Heterojunction
Online AccessGet full text

Cover

More Information
Summary:The modified variable threshold logic (MVTL) OR gate has a wide operating margin of ±43% and occupies a small area of 45×65 µm 2 . We made this gate with all refractory material including Nb/Al-AlO x /Nb junctions and Mo resistors. A chain of 5-stage MVTL OR gate was fabricated. The junction diameters were 4 µm and 7 µm, and critical current density was 1400 A/cm 2 . The minimum gate delay of 5.6 ps/gate was measured using a Josephson sampler.
ISSN:0021-4922
1347-4065
DOI:10.1143/JJAP.24.L421