The synthesis method of logic circuits based on the iMemComp gates

• Published in: Integration (Amsterdam) Vol. 74; pp. 115 - 126
• Main Authors: Cui, Xiaole, Lin, Qiujun, Cui, Xiaoxin, Wei, Feng, Liu, Xiaoyan, Kang, Jinfeng
• Format: Journal Article
• Language: English
• Published: Amsterdam Elsevier B.V 01.09.2020; Elsevier BV
• Subjects: Arrays; Circuit design; Circuits; Gates (circuits); iMemComp logic gates; Logic circuits; Logic programming; Mapping; Random access memory; RRAM; Synthesis; Synthesis method; Synthesis method; RRAM; Logic circuits; iMemComp logic gates
• ISSN: 0167-9260; 1872-7522
• DOI: 10.1016/j.vlsi.2020.01.007

The iMemComp is a family of logic gates based on RRAM devices. It has potential advantage on the design of high-performance logic circuits, since the NAND, AND, NOT and transmission iMemComp gates only consume single cycle, respectively. However, the synthesis method of logic circuits based on the iMemComp gates has not been systematically studied before. This work proposes the synthesis method of the row-oriented logic circuits based on the multi-input single-cycle iMemComp gates. The synthesis results show that the circuits generated from the proposed method outperform most of those RRAM based counterparts generated from the previous methods. Furthermore, the synthesis method of the array-oriented iMemComp logic circuits is proposed. The proposed array-oriented method generates the relatively high-performance logic circuits since both the row-based and the column-based single-cycle iMemComp gates are applied, and the generated circuits are relatively area-efficient because the intra-row and inter-row redundancies are utilized in the circuit mapping. •This work proposes the synthesis method of the row-oriented logic circuits based on the multi-input single-cycle iMemComp gates.•The synthesis results show that the circuits generated from the proposed method outperform most of those RRAM based counterparts generated from the previous methods.•Furthermore, the synthesis method of the array-oriented iMemComp logic circuits is proposed.•The proposed array-oriented method results in the relatively high-performance logic circuits since both the row-based and the column-based single-cycle iMemComp gates are applied.•And the generated circuits are relatively area-efficient because the intra-row and inter-row redundancies are utilized in the circuit mapping.