Design of Arithmetic Logic Unit using Pseudo Dynamic Buffer based Domino Logic

• Published in: Journal of physics. Conference series Vol. 1716; no. 1; pp. 12034 - 12041
• Main Authors: Kushal Kumar, S V, Anita Angeline, A.
• Format: Journal Article
• Language: English
• Published: Bristol IOP Publishing 01.12.2020
• Subjects: Arithmetic and logic units; Buffers; Circuit design; Design; Energy dissipation; Leakage current; Logic; Logic design; Nodes; Physics; Power consumption; Static inverters
• ISSN: 1742-6588; 1742-6596
• DOI: 10.1088/1742-6596/1716/1/012034

Design of combinational circuits using dynamic logic has the advantage of high speed and less area when compared to conventional CMOS logic. However, it pose problem while cascading dynamic logic architectures and also more prone to leakage current issue. These issues are overcome by using domino logic with static inverter at the output of dynamic node. The increased power dissipation at the output node is reduced by using pseudo dynamic buffer based domino logic by having static like switching at the output node. This paper details the design of arithmetic and logic unit designed using conventional and pseudo dynamic buffer based domino logic. The arithmetic unit comprise adder, subtractor, multiplier and logical unit comprise AND, NAND, OR, NOR and XOR logic blocks based on pseudo dynamic buffer based domino logic and it is compared with the Arithmetic logic unit designed using conventional domino logic. The design and simulations are performed using UMC90nm technology node library using Cadence® Virtuoso® tool. The simulation result of ALU unit demonstrates that arithmetic logic unit designed using PDB logic has reduction in power consumption by 89.14% and delay by 1.995% while compared to conventional domino logic.