Method to Improve the Process Efficiency for Copper Pillar Electroplating

With the progress of wafer level and chip scale packaging, copper pillar bump technology has been applied in advanced assembly due to the advantage of fine pitch capability, better electrical performance and lower power consumption. As one of the critical process of copper pillar bump technology, el...

Full description

Saved in:
Bibliographic Details
Published inJournal of the Electrochemical Society Vol. 163; no. 3; pp. E39 - E42
Main Authors Luo, Victor, Xue, Xing-Tao, Yu, Kuan-Chieh, Meng, Jin, Lu, Hong-Liang, Zhang, David Wei
Format Journal Article
LanguageEnglish
Published The Electrochemical Society 01.01.2016
Online AccessGet full text

Cover

More Information
Summary:With the progress of wafer level and chip scale packaging, copper pillar bump technology has been applied in advanced assembly due to the advantage of fine pitch capability, better electrical performance and lower power consumption. As one of the critical process of copper pillar bump technology, electroplating process is gaining more and more interests from the semiconductor packaging R&D community. In this work, two different electroplating processes, i.e. single-rate plating method and multi-rate plating method, have been studied. The impacts on bump height co-planarity, copper pillar profile and wafer stress are further evaluated. By applying multi-rate plating method, better copper pillar bump performance and higher electroplating efficiency can be both achieved.
Bibliography:0141603JES
ISSN:0013-4651
1945-7111
DOI:10.1149/2.0141603jes