A reconfigurable computing architecture for 5G communication

• Published in: Journal of Central South University Vol. 26; no. 12; pp. 3315 - 3327
• Main Authors: Guo, Yang, Liu, Zi-Jun, Yang, Lei, Li, Huan, Wang, Dong-lin
• Format: Journal Article
• Language: English
• Published: Changsha Central South University 01.12.2019; Springer Nature B.V
• Subjects: Algorithms; Computation; Computer architecture; Engineering; Hardware; Metallic Materials; Power consumption; Product development; Reconfiguration; Signal processing; register file; 功耗; 吞吐率; instruction set; 指令集; 代码压缩; 5G 通信; 寄存器文件; 5G communication; throughput; code compression; power consumption
• ISSN: 2095-2899; 2227-5223
• DOI: 10.1007/s11771-019-4255-8

5G baseband signal processing places greater real-time and reliability requirements on hardware. Based on the architecture of the MaPU, a reconfigurable computing architecture is proposed according to the characteristics of the 5G baseband signal processing. A dedicated instruction set for 5G baseband signal processing is proposed. The corresponding functional units are designed for reuse of hardware resources. A redirected register file is proposed to address latency and power consumption issues in internetwork. A two-dimensional code compression scheme is proposed for cases in which the use ratio of instruction memory is low. The access mode of the data memory is extended, the performance is improved and the power consumption is reduced. The throughput of 5G baseband processing algorithm is one to two orders of magnitude higher than that of the TMS320C6670 with less power consumption. The silicon area evaluated by layout is 5.8 mm 2 , which is 1/6 of the MaPU’s. The average power consumption is 0.7 W, which is 1/5 of the MaPU’s.