An Automatic Test-Generation System for Large Digital Circuits

A new test-generation system (FUTURE) for large digital circuits (more than 10K gates) is based on a nine-valued FAN algorithm. Fault simulation adopts a concurrent simulation adopts a concurrent simulation technique. The system consists of four major modules: fault modeling, random pattern generati...

Full description

Saved in:
Bibliographic Details
Published inIEEE design & test of computers Vol. 2; no. 5; pp. 54 - 60
Main Authors Funatsu, Shigehiro, Kawai, Masato
Format Journal Article
LanguageEnglish
Published IEEE Computer Society 01.01.1985
Subjects
Online AccessGet full text

Cover

Loading…
Abstract A new test-generation system (FUTURE) for large digital circuits (more than 10K gates) is based on a nine-valued FAN algorithm. Fault simulation adopts a concurrent simulation adopts a concurrent simulation technique. The system consists of four major modules: fault modeling, random pattern generation, algorithmic pattern generation, and fault simulation. The system can be a powerful CAD tool and effectively generate test patterns for large sequential circuits with Scan Path.
AbstractList A new test-generation system (FUTURE) for large digital circuits (more than 10K gates) is based on a nine-valued FAN algorithm. Fault simulation adopts a concurrent simulation adopts a concurrent simulation technique. The system consists of four major modules: fault modeling, random pattern generation, algorithmic pattern generation, and fault simulation. The system can be a powerful CAD tool and effectively generate test patterns for large sequential circuits with Scan Path.
Author Kawai, Masato
Funatsu, Shigehiro
Author_xml – sequence: 1
  givenname: Shigehiro
  surname: Funatsu
  fullname: Funatsu, Shigehiro
  organization: NEC Corporation
– sequence: 2
  givenname: Masato
  surname: Kawai
  fullname: Kawai, Masato
  organization: NEC Corporation
BookMark eNo9j0tLAzEUhYNUsK2uXbjJH5g2d_LeCKW1Vai4cFwPmfROibQzkqSL_nunVFwdDpwH34SMur5DQh6BzQCYnb-vqhlYI2elFQb0DRmDlKYAC2ZExkwLVmih5R2ZpPTNGANQakyeFx1dnHJ_dDl4WmHKxQY7jIPtO_p5ThmPtO0j3bq4R7oK-5DdgS5D9KeQ0z25bd0h4cOfTsnX-qVavhbbj83bcrEtfCltLgyCb9C2HLhmpTOc7XbDvULXeGfBCmiMllw6lEJ71zSag0b03jollAU-JfPrro99ShHb-ieGo4vnGlh9wa8H_PqCX1_xh8bTtREQ8T8tmLJKAf8FLzNXrg
CODEN IDTCEC
CitedBy_id crossref_primary_10_1109_MC_1986_1663207
crossref_primary_10_1016_0141_9331_88_90006_3
crossref_primary_10_1109_54_7962
Cites_doi 10.1147/rd.104.0278
10.1109/PROC.1983.12531
10.1109/TC.1983.1676174
10.1109/MC.1974.6323496
10.1109/TC.1976.1674663
10.1109/TC.1981.1675757
ContentType Journal Article
DBID AAYXX
CITATION
DOI 10.1109/MDT.1985.294817
DatabaseName CrossRef
DatabaseTitle CrossRef
DatabaseTitleList
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISSN 1558-1918
EndPage 60
ExternalDocumentID 10_1109_MDT_1985_294817
4069661
Genre orig-research
GroupedDBID -~X
.DC
0R~
29I
4.4
5GY
5VS
6IK
97E
AAJGR
AASAJ
AAYOK
ABFSI
ABQJQ
ABTAH
ABVLG
ACGFS
AETIX
AFFNX
AI.
AIBXA
ALLEH
ALMA_UNASSIGNED_HOLDINGS
ATWAV
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CS3
DU5
E.L
EBS
EJD
HZ~
H~9
IBMZZ
ICLAB
IEDLZ
IFIPE
IFJZH
IPLJI
JAVBF
LAI
M43
O9-
OCL
P2P
RIA
RIC
RIE
RIG
RNI
RNS
RZB
TN5
VH1
XFK
ZY4
AAYXX
CITATION
ID FETCH-LOGICAL-c259t-8e1cbe9f313702a830dd1666eabca91941b87535ae547cabb7317eecc9a646913
IEDL.DBID RIE
ISSN 0740-7475
IngestDate Fri Aug 23 02:04:17 EDT 2024
Wed Jun 26 19:28:34 EDT 2024
IsPeerReviewed false
IsScholarly false
Issue 5
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-c259t-8e1cbe9f313702a830dd1666eabca91941b87535ae547cabb7317eecc9a646913
PageCount 7
ParticipantIDs ieee_primary_4069661
crossref_primary_10_1109_MDT_1985_294817
PublicationCentury 1900
PublicationDate 1985-01-01
PublicationDateYYYYMMDD 1985-01-01
PublicationDate_xml – month: 01
  year: 1985
  text: 1985-01-01
  day: 01
PublicationDecade 1980
PublicationTitle IEEE design & test of computers
PublicationTitleAbbrev MDT
PublicationYear 1985
Publisher IEEE Computer Society
Publisher_xml – name: IEEE Computer Society
References ref8
ref7
ref9
eichelberger (ref3) 1977
ref6
stewart (ref4) 1978
ref5
ref1
murakami (ref10) 1980
funatsu (ref2) 1975
References_xml – ident: ref7
  doi: 10.1147/rd.104.0278
– ident: ref1
  doi: 10.1109/PROC.1983.12531
– ident: ref6
  doi: 10.1109/TC.1983.1676174
– ident: ref8
  doi: 10.1109/MC.1974.6323496
– start-page: 114
  year: 1975
  ident: ref2
  article-title: test-generation systems in japan
  publication-title: Proc 12th Design Automation Conf
  contributor:
    fullname: funatsu
– ident: ref9
  doi: 10.1109/TC.1976.1674663
– start-page: 152
  year: 1978
  ident: ref4
  article-title: application of scan set for error detection and diagnostics
  publication-title: Proc 1978 Semiconductor Test Conf
  contributor:
    fullname: stewart
– ident: ref5
  doi: 10.1109/TC.1981.1675757
– start-page: 462
  year: 1977
  ident: ref3
  article-title: a logic design structure for lsi testability
  publication-title: Proc 14th Design Automation Conf
  contributor:
    fullname: eichelberger
– start-page: 39
  year: 1980
  ident: ref10
  article-title: test generation procedure for lsi functional testing
  publication-title: IECEJ SSD80-13
  contributor:
    fullname: murakami
SSID ssj0001166
Score 1.1991782
Snippet A new test-generation system (FUTURE) for large digital circuits (more than 10K gates) is based on a nine-valued FAN algorithm. Fault simulation adopts a...
SourceID crossref
ieee
SourceType Aggregation Database
Publisher
StartPage 54
SubjectTerms Automatic testing
Circuit faults
Circuit simulation
Circuit testing
Digital circuits
Power generation
Power system modeling
Sequential analysis
System testing
Test pattern generators
Title An Automatic Test-Generation System for Large Digital Circuits
URI https://ieeexplore.ieee.org/document/4069661
Volume 2
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV09T8MwELVKJxj4KojyJQ8MDDiN6yS2F6SqpaoQZWqlblHs2KhCSlFJFn49vjitCmJgi6JEsu4s33u-u3cI3dm-ZYoyS5SIFYmMiIgQNiYyEdZayRk30I08fU0m8-h5ES9a6GHbC2OMqYvPTACPdS4_X-kKrsp60KWZANfZ41L6Xq3tqUupz0tyqJCLeNzI-NBQ9qajWeC4dRz0QZqE_4hAOyNV6ogyPkLTzVp8Icl7UJUq0F-_ZBr_u9hjdNhASzzwe-EEtUxxig52BAc76HFQ4EFVrmqdVjxzEYF43WlwD_bq5djBWPwCBeJ4tHyDmSJ4uFzrall-nqH5-Gk2nJBmggLRjtaURBiqlZGWUcbDfiZYmOeQJzSZ0pmkMqIK-EqcmTjiOlOKOzhhnFdlljjeTNk5aherwlwgTKW2iYNXuXaAMcqF422W5w5OQo-_YayL7jdWTT-8UEZaE4xQps4BKTgg9Q7oog6Ya_tZY6nLv19foX341197XKN2ua7MjQMCpbqtd8A3J4CvEg
link.rule.ids 315,783,787,799,27938,27939,55088
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV09T8MwELWqMgADXwVRPj0wMJC0rpM4XpCqlqpA0ymVukWxY6MKKUUlWfj1-OK0KoiBLYqiyLqzfO_57t4hdKd7mgpCtSNCXzieCj0nDLXv8CDUWnNGmYJu5GgajGfey9yfN9DDphdGKVUVnykXHqtcfraUJVyVdaBLMwCus-MDrrDdWptzlxCbmWRQI-cxvxbyIV3eiYaxa9i17_ZAnIT9iEFbQ1WqmDI6RNF6NbaU5N0tC-HKr19Cjf9d7hE6qMEl7tvdcIwaKj9B-1uSgy302M9xvyyWlVIrjk1McKzyNDgIW_1ybIAsnkCJOB4u3mCqCB4sVrJcFJ-naDZ6igdjp56h4EhDbAonVEQKxTUllHV7aUi7WQaZQpUKmXLCPSKAsfip8j0mUyGYARTK-JWngWHOhJ6hZr7M1TnChEsdGICVSQMZvSw0zE2zzABK6PJXlLbR_dqqyYeVykgqitHliXFAAg5IrAPaqAXm2nxWW-ri79e3aHccR5Nk8jx9vUR78B97CXKFmsWqVNcGFhTiptoN34Vwsl8
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=An+Automatic+Test-Generation+System+for+Large+Digital+Circuits&rft.jtitle=IEEE+design+%26+test+of+computers&rft.au=Funatsu%2C+Shigehiro&rft.au=Kawai%2C+Masato&rft.date=1985-01-01&rft.pub=IEEE+Computer+Society&rft.issn=0740-7475&rft.eissn=1558-1918&rft.volume=2&rft.issue=5&rft.spage=54&rft.epage=60&rft_id=info:doi/10.1109%2FMDT.1985.294817&rft.externalDocID=4069661
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0740-7475&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0740-7475&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0740-7475&client=summon