An Area-Efficient Majority Logic-Based Approximate Adders with Low Delay for Error-Resilient Applications

• Published in: Circuits, systems, and signal processing Vol. 41; no. 9; pp. 4977 - 4997
• Main Authors: Parameshwara, M. C., Maroof, Naeem
• Format: Journal Article
• Language: English
• Published: New York Springer US 01.09.2022; Springer Nature B.V
• Subjects: Adding circuits; Cellular automata; Circuits and Systems; Delay; Design; Electrical Engineering; Electronics and Microelectronics; Engineering; Image processing; Image quality; Instrumentation; Signal,Image and Speech Processing; Error-tolerant; Approximate adder; QCA; Majority logic
• ISSN: 0278-081X; 1531-5878
• DOI: 10.1007/s00034-022-02014-6

This paper presents two new inexact sum-based 1-bit approximate full adders (AFAs). The proposed 1-bit approximate adders (PAAs), namely PAA1 and PAA2, are derived based on the majority logic. The layouts of PAAs are designed in quantum cellular automata (QCA) technology using the QCADesigner tool. To assess the performance of PAAs, we compare them against the reported AFAs in terms of various design metrics, such as the total area, delay, and performance. The comparison results show that the PAA1 and PAA2, having an area of 0.02  μ m 2 and 0.04 μ m 2 , provide area savings of 60% and 20%, respectively, compared with the lowest-area AFA reported in the literature. Also, the PAA1 and PAA2 have an equal delay of 0.5 clock cycles, that is, 33.33% less as compared to the AFA with the lowest delay. The designs are analyzed in terms of image quality metrics for image processing applications. Besides area efficiency and delay performance, on average, PAA1 provides the worst PSNR/SNR, while PAA2 provides the best PSNR/SNR compared to the other state-of-the-art approximate adders.