High-Current Switched Capacitor Converter for On-Package VR With PDN Impedance Modeling

Digital ASIC devices are widely used in networking and computing applications. This kind of devices is implemented with a short-channel technology requiring high peak currents for high complexity systems and a low supply voltage. Digital ASICs are powered by an external voltage regulator with specif...

Full description

Saved in:
Bibliographic Details
Published inIEEE journal of emerging and selected topics in power electronics Vol. 8; no. 2; pp. 1633 - 1643
Main Authors Ursino, Mario, Saggini, Stefano, Jiang, Shuai, Nan, Chenhao, Rinaldo, Roberto, Rizzolatti, Roberto
Format Journal Article
LanguageEnglish
Published Piscataway IEEE 01.06.2020
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects
Online AccessGet full text

Cover

Loading…
Abstract Digital ASIC devices are widely used in networking and computing applications. This kind of devices is implemented with a short-channel technology requiring high peak currents for high complexity systems and a low supply voltage. Digital ASICs are powered by an external voltage regulator with specifications similar to modern microprocessors' power supply [voltage regulation modules (VRMs)]. In order to reduce the number of power pins and to reduce the power distribution network (PDN) issue, Intel's Fourth-Generation Core integrates the voltage regulators. Moreover, many on-package conversion systems are present in the literature. In this article, a conversion solution based on a switched resonant tank is presented, yielding currents up to 300 A at 0.8 V, in an area of 10 cm 2 , with a resonant-driving technique. The novel converter is used to validate a new linear time-periodic (LTP) system modeling approach that can be applied to generic switched topologies; this contribution yields a mathematical description of the conversion chain, in particular enabling the precise calculation of the output impedance when a switched topology is used as the last stage.
AbstractList Digital ASIC devices are widely used in networking and computing applications. This kind of devices is implemented with a short-channel technology requiring high peak currents for high complexity systems and a low supply voltage. Digital ASICs are powered by an external voltage regulator with specifications similar to modern microprocessors’ power supply [voltage regulation modules (VRMs)]. In order to reduce the number of power pins and to reduce the power distribution network (PDN) issue, Intel’s Fourth-Generation Core integrates the voltage regulators. Moreover, many on-package conversion systems are present in the literature. In this article, a conversion solution based on a switched resonant tank is presented, yielding currents up to 300 A at 0.8 V, in an area of 10 cm2, with a resonant-driving technique. The novel converter is used to validate a new linear time-periodic (LTP) system modeling approach that can be applied to generic switched topologies; this contribution yields a mathematical description of the conversion chain, in particular enabling the precise calculation of the output impedance when a switched topology is used as the last stage.
Digital ASIC devices are widely used in networking and computing applications. This kind of devices is implemented with a short-channel technology requiring high peak currents for high complexity systems and a low supply voltage. Digital ASICs are powered by an external voltage regulator with specifications similar to modern microprocessors' power supply [voltage regulation modules (VRMs)]. In order to reduce the number of power pins and to reduce the power distribution network (PDN) issue, Intel's Fourth-Generation Core integrates the voltage regulators. Moreover, many on-package conversion systems are present in the literature. In this article, a conversion solution based on a switched resonant tank is presented, yielding currents up to 300 A at 0.8 V, in an area of 10 cm 2 , with a resonant-driving technique. The novel converter is used to validate a new linear time-periodic (LTP) system modeling approach that can be applied to generic switched topologies; this contribution yields a mathematical description of the conversion chain, in particular enabling the precise calculation of the output impedance when a switched topology is used as the last stage.
Author Jiang, Shuai
Nan, Chenhao
Rizzolatti, Roberto
Rinaldo, Roberto
Saggini, Stefano
Ursino, Mario
Author_xml – sequence: 1
  givenname: Mario
  orcidid: 0000-0003-3452-1878
  surname: Ursino
  fullname: Ursino, Mario
  email: ursino.mario@spes.uniud.it
  organization: Polytechnic Department of Engineering and Architecture (DPIA), University of Udine, Udine, Italy
– sequence: 2
  givenname: Stefano
  orcidid: 0000-0002-9894-6309
  surname: Saggini
  fullname: Saggini, Stefano
  email: stefano.saggini@uniud.it
  organization: Polytechnic Department of Engineering and Architecture (DPIA), University of Udine, Udine, Italy
– sequence: 3
  givenname: Shuai
  orcidid: 0000-0002-0297-5958
  surname: Jiang
  fullname: Jiang, Shuai
  email: shuaij@google.com
  organization: Google Inc., Sunnyvale, CA, USA
– sequence: 4
  givenname: Chenhao
  surname: Nan
  fullname: Nan, Chenhao
  email: chenhaon@google.com
  organization: Google Inc., Sunnyvale, CA, USA
– sequence: 5
  givenname: Roberto
  orcidid: 0000-0001-7546-6268
  surname: Rinaldo
  fullname: Rinaldo, Roberto
  email: rinaldo@uniud.it
  organization: Polytechnic Department of Engineering and Architecture (DPIA), University of Udine, Udine, Italy
– sequence: 6
  givenname: Roberto
  surname: Rizzolatti
  fullname: Rizzolatti, Roberto
  email: roberto.rizzolatti@gmail.com
  organization: Infineon Technologies Austria AG, Villach, Austria
BookMark eNo9kE1PwkAQhjdGExH5BVw28VzsfrS7ezQVBYNCBOXYLLtTKMK2bovGf29JCXOZmeR9ZpLnBl26wgFCfRIOCAnV_ctwvpgNBzQkakAVpypWF6hDSSyDWMjo8jwLcY16VbUNm5I0UkJ20HKUrzdBcvAeXI3nv3ltNmBxoktt8rrwOCncD_gaPM6abeqCmTZfeg348x0v83qDZ49veLwvwWpnAL8WFna5W9-iq0zvKuidehd9PA0XySiYTJ_HycMkMJSLOoiliRihPGKZsDZeCaARZ4RnhOvMypW1ikqxUmAzoW2sIsM1J9IYA0xZpVkX3bV3S198H6Cq021x8K55mVKmhAoV46JJsTZlfFFVHrK09Ple-7-UhOlRYtpKTI8S05PEhuq3VA4AZ0JKHlMi2D8fim8x
CODEN IJESN2
Cites_doi 10.1109/TPEL.2012.2224887
10.1109/CDC.1990.203516
10.1109/JSSC.2015.2461600
10.1109/TPEL.2012.2206056
10.1109/JSSC.2015.2462351
10.1109/ISSCC.2016.7417986
10.1109/JSSC.2012.2196316
10.1109/COMPEL.2010.5562407
10.1109/JSSC.2011.2159054
10.1109/COMPEL.2012.6251780
10.1109/JSSC.2012.2191325
10.1109/TPEL.2007.915182
10.1109/JESTPE.2017.2741977
10.1109/APEC.2011.5744631
10.1007/978-3-642-81873-8
10.1109/COMPEL.2016.7556737
10.1109/ISSCC.2013.6487776
ContentType Journal Article
Copyright Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2020
Copyright_xml – notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2020
DBID 97E
RIA
RIE
AAYXX
CITATION
7SP
8FD
L7M
DOI 10.1109/JESTPE.2019.2942969
DatabaseName IEEE All-Society Periodicals Package (ASPP) 2005-present
IEEE All-Society Periodicals Package (ASPP) 1998-Present
IEEE Electronic Library (IEL)
CrossRef
Electronics & Communications Abstracts
Technology Research Database
Advanced Technologies Database with Aerospace
DatabaseTitle CrossRef
Technology Research Database
Advanced Technologies Database with Aerospace
Electronics & Communications Abstracts
DatabaseTitleList Technology Research Database

Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISSN 2168-6785
EndPage 1643
ExternalDocumentID 10_1109_JESTPE_2019_2942969
8846217
Genre orig-research
GrantInformation_xml – fundername: private company fundings
GroupedDBID 0R~
4.4
6IK
97E
AAJGR
AASAJ
ABQJQ
ABVLG
ACIWK
AENEX
AKJIK
ALMA_UNASSIGNED_HOLDINGS
ATWAV
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
EBS
EJD
HZ~
IFIPE
IPLJI
JAVBF
M43
O9-
OCL
RIA
RIE
RIG
RNS
AAYXX
CITATION
7SP
8FD
L7M
ID FETCH-LOGICAL-c247t-68c5312453f7dd6b7e254314f14afd8bdd9287b9edf7ad695c4a418ccce39d9a3
IEDL.DBID RIE
ISSN 2168-6777
IngestDate Fri Sep 13 01:24:23 EDT 2024
Fri Aug 23 03:49:44 EDT 2024
Wed Jun 26 19:27:09 EDT 2024
IsPeerReviewed true
IsScholarly true
Issue 2
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-c247t-68c5312453f7dd6b7e254314f14afd8bdd9287b9edf7ad695c4a418ccce39d9a3
ORCID 0000-0002-9894-6309
0000-0002-0297-5958
0000-0003-3452-1878
0000-0001-7546-6268
PQID 2397909347
PQPubID 2040420
PageCount 11
ParticipantIDs ieee_primary_8846217
crossref_primary_10_1109_JESTPE_2019_2942969
proquest_journals_2397909347
PublicationCentury 2000
PublicationDate 2020-06-01
PublicationDateYYYYMMDD 2020-06-01
PublicationDate_xml – month: 06
  year: 2020
  text: 2020-06-01
  day: 01
PublicationDecade 2020
PublicationPlace Piscataway
PublicationPlace_xml – name: Piscataway
PublicationTitle IEEE journal of emerging and selected topics in power electronics
PublicationTitleAbbrev JESTPE
PublicationYear 2020
Publisher IEEE
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher_xml – name: IEEE
– name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
References ref13
burton (ref1) 2014
ref12
ref23
ref15
ref14
ref20
ref11
ref22
ref21
ref17
schrom (ref3) 2007
ref16
dibene (ref7) 2010
ref19
ref18
ref8
ref4
ref6
ref5
andersen (ref10) 2014
chang (ref9) 2010
paillet (ref2) 2010
References_xml – ident: ref5
  doi: 10.1109/TPEL.2012.2224887
– start-page: 24
  year: 2010
  ident: ref7
  article-title: A 400 amp fully integrated silicon voltage regulator with in-die magnetically coupled embedded inductors
  publication-title: Proc Adv Power Electron Conf
  contributor:
    fullname: dibene
– ident: ref23
  doi: 10.1109/CDC.1990.203516
– ident: ref11
  doi: 10.1109/JSSC.2015.2461600
– ident: ref13
  doi: 10.1109/TPEL.2012.2206056
– start-page: 6
  year: 2010
  ident: ref2
  article-title: A 60 MHz 50 W fine-grain package-integrated VR powering a CPU from 3.3 V
  publication-title: Proc Adv Power Electron Conf
  contributor:
    fullname: paillet
– start-page: 55
  year: 2010
  ident: ref9
  article-title: A fully-integrated switched-capacitor 2:1 voltage converter with regulation capability and 90% efficiency at 2.3 A/mm2
  publication-title: Proc IEEE Symp VLSI Circuits
  contributor:
    fullname: chang
– ident: ref6
  doi: 10.1109/JSSC.2015.2462351
– ident: ref12
  doi: 10.1109/ISSCC.2016.7417986
– ident: ref8
  doi: 10.1109/JSSC.2012.2196316
– start-page: 90
  year: 2014
  ident: ref10
  article-title: 4.7 A sub-ns response on-chip switched-capacitor DC-DC voltage regulator delivering 3.7 W/mm2 at 90% efficiency using deep-trench capacitors in 32 nm SOI CMOS
  publication-title: IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers
  contributor:
    fullname: andersen
– ident: ref17
  doi: 10.1109/COMPEL.2010.5562407
– ident: ref14
  doi: 10.1109/JSSC.2011.2159054
– ident: ref19
  doi: 10.1109/COMPEL.2012.6251780
– ident: ref20
  doi: 10.1109/JSSC.2012.2191325
– ident: ref4
  doi: 10.1109/TPEL.2007.915182
– start-page: 727
  year: 2007
  ident: ref3
  article-title: A 100 MHz eight-phase buck converter delivering 12 A in 25 mm2 using air-core inductors
  publication-title: Proc 22nd Annu IEEE Appl Power Electron Conf
  contributor:
    fullname: schrom
– start-page: 432
  year: 2014
  ident: ref1
  article-title: FIVR-Fully integrated voltage regulators on 4th generation Intel Core SoCs
  publication-title: Proc IEEE Appl Power Electron Conf Expo (APEC)
  contributor:
    fullname: burton
– ident: ref16
  doi: 10.1109/JESTPE.2017.2741977
– ident: ref18
  doi: 10.1109/APEC.2011.5744631
– ident: ref22
  doi: 10.1007/978-3-642-81873-8
– ident: ref21
  doi: 10.1109/COMPEL.2016.7556737
– ident: ref15
  doi: 10.1109/ISSCC.2013.6487776
SSID ssj0000825978
Score 2.2346568
Snippet Digital ASIC devices are widely used in networking and computing applications. This kind of devices is implemented with a short-channel technology requiring...
SourceID proquest
crossref
ieee
SourceType Aggregation Database
Publisher
StartPage 1633
SubjectTerms Capacitors
Conversion
Converters
DC-DC power converters
Electric power distribution
Impedance
impedance matching
Inductance
linear systems
Microprocessors
Network topologies
Resistance
Resonant frequency
switched capacitor circuits
Switches
Voltage control
Voltage regulators
zero voltage switching
Title High-Current Switched Capacitor Converter for On-Package VR With PDN Impedance Modeling
URI https://ieeexplore.ieee.org/document/8846217
https://www.proquest.com/docview/2397909347/abstract/
Volume 8
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LT8MwDLbGTnDgNRCDgXLguIw-sqY5ojEEkxgT43Wr2jzENGlDoxMSv544bacJOHBrpaaK4tj-nHy2Ac7xKksaZmgWMUVZV2iaxZ6gCD2MMdxn0lX7HEY3T2zw2n2tQXuVC6O1duQz3cFHd5ev5nKJR2UXsXWWFkJvwEbsBUWu1uo8BUMd4Qxv4EcxjTjnZZEh3xMXg_74cdRHJpfoBMLaYCQ4rzki11nllzl2PuZ6B-6q2RXUkmlnmWcd-fWjcON_p78L2yXYJJfF7tiDmp7tw9ZaCcIGvCDRo6rSRMafE5SiIj3rQ6VV9gXpIS0deZ_EwltyP6OjVE6tESLPD-Rlkr-R0dWQ3FrwrXD_EOythhnuB_B03X_s3dCy2QKVAeM5jWJp1TFg3dBwpaKMa5cmz4zPUqPiTClhg6tMaGV4qiLRlSxlfiyl1KFQIg0PoT6bz_QREC_z0jASHMEYU6Gf2n8rHkv7Jiw-UU1oVyufvBc1NRIXi3giKQSVoKCSUlBNaOBarj4tl7EJrUpaSal3H0mA15SeCBk__nvUCWwGGDG7c5QW1PPFUp9aWJFnZ24_fQPI9cfa
link.rule.ids 315,786,790,802,27957,27958,55109
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3JTsMwEB1BOQAHdkRZfeCISxY3jo-oFLUFSgWF9hYlXkSFVFBJhcTX43HSCgEHbonkRIlne2O_GQOc4laWNMzQLGKKsrrQNIs9QRF6GGO4z6Tr9tmNWo-sM6wPF-BsXgujtXbkM13DS7eXr17lFJfKzmMbLC2EXoQlG-c9UVRrzVdUMNkRzvUGfhTTiHNethmyY887zYd-r4lcLlELhPXCSHH-Forc2Sq_HLKLMlfrcDv7voJc8lKb5llNfv5o3fjfH9iAtRJukotCPzZhQY-3YPVbE8JtGCDVY9aniTx8jFCOijRsFJXW3CekgcR0ZH4SC3DJ3Zj2Uvli3RB5uieDUf5Mepdd0rbwW6EGETxdDWvcd-DxqtlvtGh53AKVAeM5jWJpDTJg9dBwpaKMa1coz4zPUqPiTClh06tMaGV4qiJRlyxlfiyl1KFQIg13oTJ-Hes9IF7mpWEkOMIxpkI_te9WPJb2TliEoqpwNpv55K3oqpG4bMQTSSGoBAWVlIKqwjbO5XxoOY1VOJxJKykt7z0JcKPSEyHj-38_dQLLrf7tTXLT7l4fwEqA-bNbVTmESj6Z6iMLMvLs2OnWF4PTyzA
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=High-Current+Switched+Capacitor+Converter+for+On-Package+VR+With+PDN+Impedance+Modeling&rft.jtitle=IEEE+journal+of+emerging+and+selected+topics+in+power+electronics&rft.au=Ursino%2C+Mario&rft.au=Saggini%2C+Stefano&rft.au=Jiang%2C+Shuai&rft.au=Chenhao+Nan&rft.date=2020-06-01&rft.pub=The+Institute+of+Electrical+and+Electronics+Engineers%2C+Inc.+%28IEEE%29&rft.issn=2168-6777&rft.eissn=2168-6785&rft.volume=8&rft.issue=2&rft.spage=1633&rft_id=info:doi/10.1109%2FJESTPE.2019.2942969&rft.externalDBID=NO_FULL_TEXT
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=2168-6777&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=2168-6777&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=2168-6777&client=summon