Low voltage logic circuits exploiting gate level dynamic body biasing in 28 nm UTBB FD-SOI

Saved in:
Bibliographic Details
Published inSolid-state electronics Vol. 117; pp. 185 - 192
Main Authors Taco, Ramiro, Levi, Itamar, Lanuzza, Marco, Fish, Alexander
Format Journal Article
LanguageEnglish
Published 01.03.2016
Online AccessGet full text

Cover

Be the first to leave a comment!
You must be logged in first