Design of Reconfigurable Logic Controllers from Petri Net-based specifications

The paper promotes to construct a synthesizable VHDL model from a graphical representation of Petri Net. The VHDL code provides a clear semantics of graphically designed reconfigurable logic controller and serves as reference model for eventual further optimization efforts. It is considered that aut...

Full description

Saved in:
Bibliographic Details
Published inIFAC Proceedings Volumes Vol. 42; no. 21; pp. 195 - 200
Main Authors Adamski, Marian, Węgrzyn, Marek
Format Journal Article
LanguageEnglish
Published 2009
Subjects
FPGA
Logic Synthesis
Petri Net
Rapid prototyping
Reconfigurable Logic Controller
VHDL
Rapid prototyping
VHDL
Logic Synthesis
FPGA
Reconfigurable Logic Controller
Petri Net
Online AccessGet full text

Cover

More Information
Summary:The paper promotes to construct a synthesizable VHDL model from a graphical representation of Petri Net. The VHDL code provides a clear semantics of graphically designed reconfigurable logic controller and serves as reference model for eventual further optimization efforts. It is considered that automatically generated array structure of logic controller is optimized for synthesis by professional tools. The most useful aspect for presented purposes is the ability to execute a VHDL behavioral specification closely related with array-based implementation. Even if the final implementation is not optimized during the logic synthesis process, it is compact, easy to modify and efficient.
ISSN:1474-6670
DOI:10.3182/20091006-3-ES-4010.00036