Dynamic Flash Memory with fast block refresh feature using double storage gates and one select gate

This paper proposes a Dynamic Flash Memory (DFM) (Sakui and Harada, 2020; 2021 [1,2]) with double storage gates and one select gate based on FinFET and Surrounding Gate Transistor (SGT) (Takato et al., 1988 [3]) architectures. Like DRAM (Dennard, 1967 [4]), refresh is required, but fast block refres...

Full description

Saved in:
Bibliographic Details
Published inMemories - Materials, Devices, Circuits and Systems Vol. 2; p. 100007
Main Authors Sakui, Koji, Harada, Nozomu
Format Journal Article
LanguageEnglish
Published Elsevier Ltd 01.10.2022
Elsevier
Subjects
Online AccessGet full text

Cover

Loading…