Removal of Interfacial Layer in HfO2 Gate Stack by Post-Gate Cleaning Using NF3/NH3 Dry Cleaning Technique

HfO2 gate stack has been one of the most popular subjects of research in recent years due to its outstanding material properties, such as high-k (20~25), wide band gap (~5.68eV), and the compatibility with Si-based semiconductor process technology. However, the interfacial layer (IL) with a reduced...

Full description

Saved in:
Bibliographic Details
Published inSolid state phenomena Vol. 219; pp. 11 - 15
Main Authors Oh, Hoon Jung, Lee, Joo Hee, Ko, Dae Hong, Kang, Sung Yong, Shin, Woo Gon, Lee, Min Seon, Lee, In Geun
Format Journal Article
LanguageEnglish
Published Zurich Trans Tech Publications Ltd 26.09.2014
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:HfO2 gate stack has been one of the most popular subjects of research in recent years due to its outstanding material properties, such as high-k (20~25), wide band gap (~5.68eV), and the compatibility with Si-based semiconductor process technology. However, the interfacial layer (IL) with a reduced k-value between HfO2 dielectric and Si channel is still a critical issue for future ultra large scale integration (ULSI) technology application of the HfO2 gate stack. Various ways have been studied to improve the IL properties of HfO2 gate stack and to achieve ~1nm-thick equivalent oxide thickness (EOT) of the gate stack. Recently, fluorine incorporations into the HfO2 gate stack have been suggested for improvement of the electrical properties of the gate stack by defect passivation.1,2 However, it was reported that the SiOx IL grows during the fluorine treatment of HfO2 film, which finally led to degradation of electrical characteristics.2 In this paper, we present interesting findings on the IL removal effect of fluorine incorporation into the HfO2 gate stack where a post-gate dry cleaning technique is used with the NF3/NH3 plasma.
Bibliography:Selected, peer reviewed papers from the 12th International Symposium on Ultra Clean Processing of Semiconductor Surfaces (UCPSS), September 21-24, 2014, Brussels, Belgium
ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ISSN:1012-0394
1662-9779
1662-9779
DOI:10.4028/www.scientific.net/SSP.219.11