BiCMOS circuit technology for a high-speed SRAM

BiCMOS circuit technology for a high-speed and large-capacity ECL-compatible static RAM (SRAM) is described. To obtain high-speed and low-power operation, a decoder with a pre-main decode configuration having an ECL-interface circuit and a word driver with BiCMOS inverter are proposed. A BiCMOS mult...

Full description

Saved in:
Bibliographic Details
Published inIEEE journal of solid-state circuits Vol. 23; no. 1; pp. 68 - 73
Main Authors Douseki, T., Ohmori, Y.
Format Journal Article
LanguageEnglish
Published IEEE 01.02.1988
Subjects
BiCMOS integrated circuits
Decoding
Delay effects
Driver circuits
Inverters
Multiplexing
Optimization methods
Power dissipation
Random access memory
Read-write memory
Online AccessGet full text

Cover

More Information
Summary:BiCMOS circuit technology for a high-speed and large-capacity ECL-compatible static RAM (SRAM) is described. To obtain high-speed and low-power operation, a decoder with a pre-main decode configuration having an ECL-interface circuit and a word driver with BiCMOS inverter are proposed. A BiCMOS multiplexer with a single emitter-follower driver is also proposed. An optimization method for memory cell array configuration is presented that minimizes the total delay time and the total power dissipation of SRAMs. Circuit simulation results show that a 64-kbit ECL-compatible SRAM with an access time of less than 7 ns and a power dissipation of less than 1 W is obtainable.< >
Bibliography:ObjectType-Article-2
SourceType-Scholarly Journals-1
ObjectType-Feature-1
content type line 23
ISSN:0018-9200
1558-173X
DOI:10.1109/4.258