Software power estimation and optimization for high performance, 32-bit embedded processors

A software energy estimation model is presented for a family of high performance, integrated, 32-bit embedded RISC processors. This model is significantly less complex than previous models, and yet is demonstrated to accurately predict energy consumption to within 8% with 99% confidence based on phy...

Full description

Saved in:
Bibliographic Details
Published inProceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273) pp. 328 - 333
Main Authors Russell, J.T., Jacome, M.F.
Format Conference Proceeding
LanguageEnglish
Published IEEE 1998
Subjects
Embedded software
Energy consumption
Energy measurement
Frequency
Optimizing compilers
Potential energy
Predictive models
Reduced instruction set computing
Registers
Software performance
Online AccessGet full text

Cover

More Information
Summary:A software energy estimation model is presented for a family of high performance, integrated, 32-bit embedded RISC processors. This model is significantly less complex than previous models, and yet is demonstrated to accurately predict energy consumption to within 8% with 99% confidence based on physical measurements. Factors such as operating frequency, source/destination registers, and operand values are explored. In view of this model, previously proposed optimizations are evaluated for potential energy savings. We conclude that, for the class of processors under discussion, a good optimizing compiler that minimizes execution time will simultaneously minimize energy consumption.
ISBN:9780818690990
0818690992
ISSN:1063-6404
2576-6996
DOI:10.1109/ICCD.1998.727070