Design and performance analysis of asynchronous network on chip for streaming data transmission on FPGA

• Published in: International journal of reconfigurable and embedded systems Vol. 13; no. 2; p. 296
• Main Authors: Patil, Trupti, Sandi, Anuradha M.
• Format: Journal Article
• Language: English
• Published: Yogyakarta IAES Institute of Advanced Engineering and Science 01.07.2024
• Subjects: Data analysis; Data transfer (computers); Data transmission; Field programmable gate arrays; Hardware description languages; Lookup tables; Network latency; Power consumption; Power management; Routers; System on chip; Universal asynchronous receiver/transmitters
• ISSN: 2089-4864; 2722-2608; 2089-4864
• DOI: 10.11591/ijres.v13.i2.pp296-306

The majority of the system on chip (SoC) uses the network on chip (NoC) as routing ports for data transfer from node-to-node with minimal power consumption and low latency and high throughput. This paper concentrates on the ability to model the asynchronous NoCs on the asynchronous circuits on field programmable gate arrays (FPGAs). A 3×3 NoC and its universal asynchronous receiver transmitter (UART) protocol is designed and its simulation of the Verilog hardware description language (VHDL) code is done and tested on the Artix-7 FPGA kit, the testing processes in done using the Chipscope tool. In order to meet target requirements in terms of power consumption and latency, the label switching (LS) technique is used as routing. The proposed LS-NoC with level-encoded dual-rail (LEDR) encoding technique provides throughput by registering the packet between the different routers and it helps to improve throughput and speed. The effectiveness of the data transfer is measured and analyzed through a synthesis summary in terms of lookup table’s (LUT’s), slice registers, flip flops’s (FF’s), latency, and packet delivery ratio (PDR) for the traffic pattern generator. The proposed NoC is designed for 8×8 and each port size is 21 bits including ID’s of source and destination routers. The results can be justified by following results: improvement of LUTs is about 12%, flip-flops are 7%, improvement of throughput is 23% and delay is reduced by 26%.